Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Figure 4: GTX Transceiver block diagram.

System Controller CPLD

The system controller is used to coordinate the configuration of the FPGA. The FPGA is held in reset (by driving the PROG_B signal) until the power supplies have sequenced. Setting input signal RESIN low will also reset the FPGA. This signal can be driven from the user’s PCB via the board connector.

...

Technical Specifications

Absolute Maximum Ratings

ParameterMinMaxUnitsNotes

VIN supply voltage

-0.36.5V-
3.3VIN supply voltage

-0.1

3.6 V-
PL IO bank supply voltage for HR I/O Banks (VCCO) -0.53.6 V-
I/O input voltage for HR I/O banks-0.4 VCCO_X+0.55 V-
GT receiver (RXP/RXN) and transmitter (TXP/TXN)-0.51.26 VXilinx datasheet DS182
 Voltage on module JTAG pins

-0.5

 VCCO_0+0.45 VVCCO_0 is 3.3V nominal.
Storage temperature

-55

+125

 °C-

Table 12: Absolute maximum ratings.

Recommended

...

Operating Conditions

ParameterMinMaxUnitsNotesReference Document
VIN supply voltage2.45.5 V-EP53F8QI data sheet 
3.3VIN supply voltage3.1353.465 V

3,3V ± 5%

 -
PL I/O bank supply voltage for HR

I/O banks (VCCO)

1.143.465 V-Xilinx datasheet DS182
I/O input voltage for HR I/O Banks-0.20VCCO+0.2 V-Xilinx datasheet DS182
GT receiver (RXP/RXN) and transmitter (TXP/TXN)(*)(*)--* check datasheet DS182
Voltage on Module JTAG pins3.135 3.465 V--

Table 13: Recommended operation conditions.

Note
Please check Check Xilinx datasheet (DS182) for complete list of absolute maximum and recommended operating ratings.

...

The module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Page break
Physical Dimensions

  • Module size: 50 mm × 40 mm
  • Mating height with standard connectors: 8mm
  • PCB thickness: 1.6mm

...