Versions Compared

Old Version 9

changes.mady.by.user Ali Naseri

Saved on

compared with

New Version Current

changes.mady.by.user Waldemar Hanemann

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.


Scroll Ignore

Download PDF version of this document.



Scroll pdf ignore

Table of Contents

Table of Contents

Overview

Scroll Only (inline)
Refer to https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/carrier_boards/TE0705 for downloadable version of this manual and additional technical documentation of the product.
The Trenz Electronic TE0705 carrier board provides functionality for testing, evaluation and development purposes of company's 4 x 5 cm SoMs (System on Module). The carrier board is equipped with a broad range of various components and connectors for different configuration setups and needs. On-module functional components and multipurpose I/Os of the SoM's PL and PS logic are connected via board-to-board connectors to the carrier board components and connectors for easy user access.

See "4 x 5 cm carriers" page for more information about supported 4 x 5 cm SoMs.


Scroll Only (inline)
Refer to http://trenz.org/te0720-info for the current online version of this manual and other available documentation.

Block Diagram


Figure 1: TE0705-04 Block Diagram.

Main Components

Image Modified

Figure 2: 4 x 5 SoM carrier board TE0705-04. 


  1. ARM JTAG Connector (DS-5 D-Stream) J15 - PJTAG to EMIO multiplexing neededfunctionality depends on connected module
  2. 12-pin IDC Molex 90130-3212 header socket J1 (right angle, max. VCCIO voltage 3.3V)

  3. RJ45 GbE Connector

  4. SD Card Socket - Zynq SDIO0 bootable SD port
  5. 12-pin IDC Molex 90130-3212 header socket (right angle)  J2J2
  6. Micro USB Connector J12 (Device, Host or OTG Modes)
  7. Battery holder for CR1220 (RTC backup voltage)
  8. 12-pin IDC Molex 90130-1212 header socket (vertical)  J5J5
  9. 12-pin IDC Molex 90130-1212 header socket (vertical)  J6J6
  10. User Push-Button S2 ("RESTART" button by default)
  11. User Push-Button S1 ("RESET" button by default)
  12. User LEDs D6, D7, D8, D9
  13. User LEDs D4, D5, D14, D15
  14. Mini USB Connector (USB JTAG and UART Interface) J7
  15. User 4-bit DIP-Switch S3
  16. User 4-bit DIP-Switch S4
  17. FTDI FT2232HQ FT2232H USB 2.0 High Speed to UART/FIFO
  18. Lattice Semiconductor MachXO2 1200HC System Controller CPLD
  19. Jumper J4 to fix user button S2 to switched state
  20. 40-Pin-Header J13 for access to PL IO-bank-pins
  21. 40-Pin-Header J11 for access to PL IO-bank-pins
  22. Samtec Razor Beam™ LSHM-150 B2B connector JB1
  23. Samtec Razor Beam™ LSHM-150 B2B connector JB2
  24. Samtec Razor Beam™ LSHM-130 B2B connector JB3
  25. Barrel jack Mini-Fit JR Header 2Pol for 12V power supply J10
  26. Jumper J21 to select supply voltage of VIOTB
  27. Jumper J9, J19, J20 to select supply voltage of USB-VBUS

...

  • Overvoltage, undervoltage and reverse supply protection controller
  • Barrel jack Mini-Fit JR Header 2Pol for 12V power supply
  • On-board System Controller CPLD (Lattice MachXO2 1200HC), programmable via Mini-USB JTAG interface J7
  • SoM can be programmed via ARM JTAG interface connector (J15) or programmed  through System Controller CPLD via Mini-USB JTAG interface J7
  • RJ45 Gigabit Ethernet MagJack with 2 integrated LEDs
  • 2 x 40-pin headers J11 and J13 for access to module's PL IO bank pins
  • USB JTAG/UART interface (FTDI FT2232HQFT2232H) with Mini-USB connector J7
  • 8 x user LEDs (red) routed to System Controller CPLD
  • 2 x user-push buttons routed to System Controller CPLD. By default (depending on CPLD firmware) configured as system "RESET" and "RESTART" buttons
  • 2 x 4-bit DIP-switch for baseboard configuration
  • 2 x 12-pin IDC header socket (vertical) J5, J6 for accessing module's PL IO bank pins, can be used as LVDS pairs
  • 2 x 12-pin IDC header socket (right angle) J1 and J2 for accessing module's PL IO bank pins or PS MIO0 bank pins (if used with Zynq module)
  • 2 x 50-pin IDC header J11, J13 for accessing module's PL IO bank pins
  • Micro SD card socket with card detect switch, can be used for system booting
  • Micro-USB interface (J12) connected to SoM's USB transceiver (Device, Host or OTG modes)
  • Trenz Electronic 4 x 5 cm module connectors (3 x Samtec LSHM series)

...

Micro SD card socket is connected to the B2B connector through a Texas Instruments TXS02612 SDIO Port Expander for voltage translation. The Micro SD card has 3.3V signal voltage level while Xilinx Zynq MIO bank uses 1.8V for VCCIO.

Dual

...

Channel USB to UART/FIFO

The TE0701 TE0705 carrier board has on-board USB 2.0 High Speed high-speed to UART/FIFO IC FT2232HQ FT2232H from FTDI. Channel A can be used as JTAG Interface (MPSSE) to program the System Controller CPLD, . Channel B can be used as UART Interface routed to CPLD. There are also 6 additional bus-lanes available for user-specific use.

There is also a standard 256 Byte -byte serial EEPROM connected to the FT2232HQ-chip available to store custom configuration settings.FT2232H chip pre-programmed with license code to support Xilinx programming tools.

Warning

Do not access the FT2232H EEPROM using FTDI programming tools, doing so will erase normally invisible user EEPROM content and invalidate stored Xilinx JTAG license. Without this license the on-board JTAG will not be accessible any more with any Xilinx tools. Software tools from FTDI website do not warn or ask for confirmation before erasing user EEPROM content

Note
Warning: When using FTDI software tools, the 256-byte user EEPROM can be erased without confirmation. As a consequence, the Digilent license stored in the EEPROM will also be deleted

.

USB Interface

The TE0705 carrier board has two USB connectors:

...

JTAG Interface

JTAG access to the on-board System Controller CPLD and SoM is provided via mini-USB JTAG interface J7 (FTDI FT2232H) and controlled by DIP switch S3-3. To enable JTAG port of the CPLD, set switch S3-3 JTAGEN to OFFswitch S3-3.

S3-3 PositionDescription
ONEnable JTAG interface for SoM via B2B connector JB2.
OFFEnable JTAG interface for on-board System Controller CPLD.

LEDs

There are eight LEDs (D6, D7, D8, D9, D4, D5, D14, D15) available to the user. All LEDs are red colored and mapped to the on-board System Controller CPLD. Their functions are programmable and depend on the firmware of the System Controller CPLD. For detailed information, please refer to the documentation of the TE0705 System Controller CPLD.

...

If Zynq module is mounted on the TE0705 carrier board, the pins of this header are routed to the corresponding pins of the PS logic of the SoM: MIO0-bank pins MIO0, MIO9-MIO15 are accessible on header J1 and operable with max. VCCIO voltage 3.3V.An exception here is the voltage 3.3V.

An exception here is the 'MIO12'-pin, which is buffered with a Schmitt-Trigger buffer with a hysteresis of 5.0V.

Warning

'MIO12'-pin,

...

is buffered with a Schmitt-Trigger buffer with a hysteresis of 5.0V.


IDC header socket J2

12-pin header J2 provides access to SoM's PL IO-bank pins are accessible on socket J2. The IO-signals are routed from this socket to B2B-connector JB3 and are only single-ended IOs, hence this signal-pins are . Operable with fixed (3.3V) or adjustable VCCIO voltage VIOTB (Single ended IOs, not usable as differential pairs. Maximal VCCIO voltage is VIOTB on this socketLVDS pairs).

40-pin headers J11 and J13

40-Pin-Header pin header J11 and J13  for provide access to SoM's PL IO-bank - pins on routed to B2B-connectors JB1 and JB2. Operable with fixed (3.3V) or adjustable VCCIO voltage VIOTB (not usable as LVDS pairs, only single-ended IOs).operable with fixed (3.3V) or adjustable IO-voltage VIOTB (Single ended IOs, not usable as LVDS pairs, only single-ended IOs).

Power and Power-On Sequence

...

Single 12V power supply with minimum current capability of 3A is recommended to operate the board.

Power-On Sequence

The All on-board voltages of the carrier board will be powered up simultaneously after one when single power-supply with a nominal voltage of 12V is connected to the power-jack J10.

The PL IO-bank supply voltage FMC_VADJ is available after the output of the 5.0V DC-DC converter is active and the EN_FMC pin of the System Controller CPLD is asserted.
 


Figure 3: Power-On sequence diagram.

...

The purpose of the jumper and the DIP-switch S3 of the Carrier Board will be explained in the following sections.

Select VCCIO voltage by DIP-Switch S3

There is the possibility to select the module's PL IO-bank's supply voltage VIOTB to fixed adjustable voltages FMC_VADJ. Therefore, the jumper J21 has to be set to the position 1, 2-3, to connect the pins 'VIOTB' and 'ADJ'. On position 1-2, 3, the supply voltage VIOTB will be fixed to 3.3V

Table 3 shows the switch-configuration of the DIP-switch S3 to set the voltage FMC_VADJ.

the following sections.

VCCIO Voltage Level DIP-Switch S3

With jumper J21, user can select between two different power sources for SoM PL IO banks supply voltage VIOTB. If set to position 1-2, fixed 3.3V is selected as VIOTB source. If set to position 2-3, FMC_VADJ is selected as VIOTB source. Voltage level Note: The configuration of FMC_VADJ depends on the used firmware of the System Controller CPLD. For detailed information, refer to the documentation of the TE0705 System Controller CPLD.settings of DIP-switch S3, see table below:


J21 Position
 

S3-1 (CM1)

S3-2 (

CM2

CM0)

FMC

_VADJ Value

OFF

OFF

1.8V

OFF

ON

2.5V

ON

OFF

3.3V

ON

ON

1.8V (Note: Also SoM's SC-CPLD JTAG-access is enabled, see section JTAG in the documentation of the TE0705 System Controller CPLD.)

_VADJ

Voltage

VIOTB VoltageNotes
1-2---3.3V
2-3

OFF

OFF

1.8V

1.8V
2-3

ON

OFF

2.5V

2.5V
2-3

OFF

ON

3.3V

3.3V
2-3

ON

ON

1.8V

1.8V

This setting also enables JTAG access to the System Controller CPLD on the SoM via B2B connector JB2.

Table 3: Jumper J21 and DIP-switch S3 settings for VIOTB voltage configuration.

Note: Exact function of the S3-1 and S3-2 switches depend on the TE0705 System Controller CPLD firmware. For more detailed information, refer to the documentation of the TE0705 System Controller CPLD.Table 3: Switch S3 positions for fixed values of the FMC_VADJ voltage

Configuring Power Supply of the Micro USB Connector (Device, Host or OTG Modes) 

...

Additionally, the TE0705 carrier board is equipped with a second mini USB port J7 that is connected to a "USB to multi-purpose UART/FIFO IC" from FTDI (FT2232HQFT2232H) and provides a USB-to-JTAG interface between a host PC and the TE0705 carrier board and the mounted SoM, respectively. Because it acts as a USB function device, no power switch is required (and only a ESD protection must be provided) in this case.

...

Table 5: Configuration of baseboard supply-voltages via jumpers. Jumper-Notification: 'Jx: 1-2, 3' means pins 1 and 2 are connected, 3 is open. 'Jx: 1, 2-3' means pins 2 and 3 is open. 'Jx: 1, 2-3' means pins 2 and 3 are connected, 1 is open.are connected, 1 is open.

note
Note

Take care of the VCCO voltage ranges of the  particular PL IO-banks (HR, HP) of the mounted SoM, otherwise damages may occur to the FPGA. Therefore, refer to the TRM of the mounted SoM to get the specific information of the voltage ranges.

It is recommended to set and measure the PL IO-bank supply-voltages before mounting of TE 4 x 5 module to avoid failures and damages to the functionality of the mounted

SoM.

SoM.

Board to Board Connectors

Include Page
4 x 5 SoM LSHM B2B Connectors
4 x 5 SoM LSHM B2B Connectors

Technical Specifications

Absolute Maximum Ratings

...

Approximately 110 g - Plain board.

Revision History

Hardware Revision History

DateRevision

Notes

PCNDocumentation link
2016-10-0404--TE0705-04

Figure 5: Hardware revision number.

Hardware revision number is printed on the PCB board next to the model number separated by the dash.

Revision History

...

Image Added

Document Change History

DateRevision

Notes

PCNDocumentation link
2016-10-0404   
-03   
-02   
-01   

Figure 5: Hardware revision number.

Hardware revision number is printed on the PCB board next to the model number separated by the dash.

Image Removed

Document Change History

Initial document.
ContributorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse

Page info
infoTypeModified by
typeFlat
showVersionsfalse

  • correction J10 description
2020-08-19v.18John Hartfiel
  • correction J15 description
2019-06-27v.17John Hartfiel
  • typo VADJ DIP settings
2019-03-14v.16John Hartfiel
  •  Add B2B section
  • Note MIO12
2017-02-08

V.11

DateRevisionContributorsDescription
2017-02-09

Ali Naseri, Jan Kumann TRM
  • TRM for TE0705-04
2017-01-15

0.1

Ali Naseri

--all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --

Disclaimer

Include Page
IN:Legal Notices
IN:Legal Notices