Versions Compared

Old Version 33

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version Current

changes.mady.by.user Vadim Yunitski

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The Trenz Electronic TEBT0808 is a test fixture for module TE0808(REV01REV02, REV02REV03) and TE0803(REV01) series.

...

Page properties
hiddentrue
idComments

Note:
Use 'Key Features' description in shoping page, for example: https://shop.trenz-electronic.de/de/TE0728-04-1Q-SoC-Micromodul-mit-Xilinx-Automotive-Zynq-7020-512-MByte-DDR3L-6-x-6-cm

  • Modules
    • TE0808, TE0803
  • On Board
    • Done/Error/Status LEDs
    • MEMS Oscillator 125.00 MHz
    • Boot Mode DIP-Switch
    • 2x DIP-Switches to control TE080x power domains
  • InterfaceSingle 3.3V input (Direct modules power supply)
    • Pin Header for TE0790 JTAG/UART Adapter
    • ARM JTAG header
    (connected to MIO JTAG 0)
  • I2C header for Silabs Clock Builder Field Programmer
  • Done/Error/Status LEDs
    • Pin Header for I2C
    • Board to Board (B2B) Connectors
    • One PL GT with 4x
    One PL GT with
    • SMA Connectors
    • One PS GT with 4x SMA Connectors
  • GT local loopback
  • PL I/O loopbacks
  • PS I/O loopbacks
  • Boot Mode DIP Switch
  • Power control switches to control TE080x power domains
    • One pre-assembled TE0790 XMOD FTDI JTAG adapter
  • Power:
    • 3.3 V (Nominal Supply Voltage)
  • Dimension: 90mm x 90mm

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTEBT0808 Block Diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1623
diagramNameTEBT0808_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth640636



Scroll Only

Image Modified


Main Components

...

Scroll Title
anchorFigure_OV_BD
titleTEBT0808 Main Components


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision4
diagramNameTEBT0808_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth640


Scroll Only

Image Modified


  1. Non-insulated Uninsulated Power Jack. J7-J8-J7
  2. SMA Coaxial straight. J6- J9...15
  3. Surface Mount Schottky Barrier Rectifier. D1
  4. ARM PJTAG Pin Header J16
  5. I2C Pin Header, J5
  6. Board to Board Connectors. J1...4
  7. MEMS Oscillator, U2
  8. On-Board LEDs, D2...4
  9. DIP-Switch, S1...3
  10. XMOD JTAG Baseheader, JX1

Initial Delivery State

...

Scroll Title
anchorTable_OV_BP
titleBoot Process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ON
M3M2M1M0Bootmode HexBootmodeNotes
ONONONON0xF0b0000PS Main JTAG (TE0790 USB JTAG)DIPs are inverted
ONONONOFFON0xD0b0010SPI Flash (dual parallel, 4bit x 2, 32bit Addressing)DIPs are inverted
OFFOFFONONOFFON0x80b1000PJTAG(MIO29:26)DIPs are inverted



Scroll Title
anchorTable_OV_RST
titleReset Process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BNote

PLL_RST

J2-89
SRST_BJ2-96Connected to PJTAG0_SRST - J16


...

Board to Board (B2B) I/Os

FPGA bank number and number TEBT0808 has four B2B Connectors and each connector has 160 pins. Number of I/O signals and Interfaces connected to the B2B connectorconnectors is as following table:

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

B2B ConnectorInterfacesNumber of I/ONotes
J1

User I/O

22 46 Single Ended, 11 23 Differential

8 16 Single Ended, 4 8 Differential8

16 Single Ended, 4 8 Differential8

16 Single Ended, 4 8 Differential

3 4 Single Ended

IOs are Loop-Back

IOs are Loop-Back

IOs are Loop-Back

IOs are Loop-Back

Connected to Module FPGA, Bank 66

Connected to Module FPGA, Bank 228

Connected to Module FPGA, Bank 229

Connected to Module FPGA, Bank 230

VCCO_66, PL_1V8

J2

Ethernet PHY

User IO

32 28 Single Ended, 16 14 Differential

4 6 Single Ended, 16 3 Differential

Connected to  Module FPGA, Bank 505

Connected to Module FPGA, Bank 128

IOs are Loop-Back

IOs are Loop-Back

Boot Mode 4 Single EndedMODE0...3
Control Signals25 Single Ended

PLL_SEL0

Control Signals15 Single EndedPLL_SEL0

, PLL_SEL1, PLL_RST, EN_GTR, EN_PL, PLL_LOLN, EN_PSGT, ERR_STATUS, ERR_OUT,SRST_B, INIT_B, PROG_B, EN_FPD , EN_LPD , DONE

Power Control Signal10 Single Ended

, EN_PLL_PWR, PLL_FINC ,PG_PLL_1V8, LP_GOOD, PG_DDR, PG_PL, PG_FPD, PG_PSGT, PG_GT_R, PG_GT_L

JTAG Interface7 Single EndedTCK, TDI, TMS, TDO, MR, Rxd, Txd
WANNE2I2C 2 Single EndedPLL_SCL, PLL_SDA
Clock

6 Single Ended, 3 Differential

CLK0, CLK7, CLK8

J3



User I/OIO

12 24 Single Ended, 6 12 Differential

12 24 Single Ended, 6 12 Differential

Connected to Module FPGA, Bank 48

Connected to Module FPGA, Bank 47

Clock6 Single Ended, 3 DifferentialCLK228, CLK229, CLK230
PJTAG Interface7 4 Single EndedPJTAG0_TCK, PJTAG0_TDI, PJTAG0_TMS, PJTAG0_TDO,
MIO27 45 Single EndedMIO19MIO13..7677
UART2 Single EndedTXD, RXD
Power pinsControl Signals4 Single EndedPS_1V8, SI_PLL_1V8, VCCO_48, VCCO_47, PLL_3V3
J4User I/O

48 Single Ended, 62 24 Differential

4 48 Single Ended

Connected to Module FPGA, Bank 64

Connected to Module FPGA, Bank 64

, 24 Differential

4 Single Ended

4 Single Ended

IOs are Loop-Back

IOs are Loop-Back

B64_T0...3

B65_T0...3

Power pins4 Single EndedPower pins4 Single EndedVCCO_64, VCCO65

...


SMA Coaxial Connectors

TEBT0808 is equipped with 8 SMD Coaxial Connectors. JTAG access to the TEBT080X  is available through B2B connector JM2 using XMOD JTAG adapter TE0790 adapter.

Scroll Title
anchorTable_SIP_JTGSMDCoax
titleJTAG Pins ConnectionSMD Coaxial Connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Designator 
JTAG Signal
SchematicB2B ConnectorNotes
TMSJ2- 126TDIJ2- 122TDOJ2- 124TCKJ2- 120

There is a DIP switch on TE0790 adapter which must be set accordingly.

J6B230_TX3_PJ1
J9B230_RX3_NJ1
J10B230_RX3_PJ1
J11B230_TX3_PJ1
J12B505_TX0_NJ2
J13B5050TX0_PJ2
J14B505_RX0_NJ2
J15B505_RX0_PJ2


XMOD JTAG

JTAG access to the TEBT080X  is available through B2B connector JB2 using XMOD adapter TE0790.

Scroll Title
anchorTable_SIP_JTG
titleJTAG Pins Connection

Scroll Table Layout
orientationportrait
sortDirection

Scroll Title
anchorTable_SIP_Xmod_DIP
title Xmod Adapter DIP-Switch Setting Description

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DIP SwitchONOFFDefaultDescription
1Normal modeAdapter board CPLD update modeONUpdate Mode JTAG access to SC CPLD only
2Do not use (illegal setting)Normal modeOFFMust be always in OFF state.
3VIO connected to 3.3VPower VIO from pin header J2OFFUser I/O Voltage
4Power 3.3V from USBPower 3.3V from pin header J2OFFPower on-board peripherals (FTDI chip & SC CPLD, ...)

JTAG Signal

B2B Connector

Notes
TMSJ2- 126
TDIJ2- 122
TDOJ2- 124
TCKJ2- 120


The voltages 3.3V (VCC) and VIO (variable SC CPLD I/O-voltage) on TE0790 The voltages 3.3V (VCC) and VIO (variable SC CPLD I/O-voltage) can be configured by the DIP-switches 3 and 4:switch S2 which must be set as following. 

Scroll Title
anchorTable_SIP_Xmod_DIP
title Xmod Adapter DIP-Switch Setting Description

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DIP Switch-3DIP Switch-43.3V (VCC) Pin 5VIO Pin 6Description
OFFOFF3.3V from base VIO from base3.3V (pin 5) and VIO (pin 6) sourced from base
OFFON3.3V from USBVIO from baseVIO sourced from base by Pin 6
ONOFF3.3V from base3.3V from baseVIO and 3.3V source by base (Pin 5 and Pin 6 are shorted and both must be sourced by 3.3V)
ONON3.3V from USB3.3V from USB

3.3V (pin 5) and VIO (pin 6) sourced USB (Pin 5 and Pin 6 are shorted and both are 3.3V)

,S2DefaultDescription
1ONUpdate Mode JTAG access to SC CPLD only
2OFFMust be always in OFF state.
3OFFVIO is supplied from Module
4OFF3.3V is supplied by the carrier TEBT0808


PJTAG

PJTAG access to the TEBT0808  is available through B2B connector JM3JB3.

Scroll Title
anchorTable_SIP_JTG
titlePJTAG Pins Connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

B2B Connector

Notes
PJTAG_TMSJ3- 94
PJTAG_TDIJ3- 90
PJTAG_TDOJ3- 92
PJTAG_TCKJ3- 88
PJTAG_SRSTJ2- 96Connected to SRST_B

...


Pin header

The I2C signals can be accessed through pin header J5.

Scroll Title
anchorTable_SIP_I2C
titleI2C Connections

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signals

B2B Connector

Pin
Header 
HeaderNotes
PLL_SCLJ2- 90J5- 3
PLL_SDAJ2- 92J5- 7

...



Test Points

Scroll Title
anchorTable_SIP_SMATestPoint
titleSMA ConnectionsTest Points Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Designator

Test Point

Signals

B2B Connector

Notes
J6
TP 1
B230
DDR_
TX3_P
1V2
J1
J2-135
TP 2
J9B230_RX3_NJ1-5J10B230_RX3_PJ1-3J11B230_TX3_NJ1-4J12B505_TX0_NJ2-67J13B505_TX0_PJ2-69J14B505_RX0_NJ2-70J15B505_RX0_PJ2-72

Test Points

...

anchorTable_SIP_TestPoint
titleTest Points Information

...

Test Point

...

B2B Connector

...

On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs

...

hiddentrue
idComments

Notes :

...

PG_PSGTJ2-82
TP 3ERR_STATUSJ2-86
TP 4PLL_FDECJ2-94
TP 5EN_LPDJ2-108
TP 6EN_DDRJ2-112
TP 7PG_PLJ2-104
TP 8PG_PLL_1V8J2-80
TP 9N_PSGTJ2-84
TP 10ERR_OUTJ2-88
TP 11EN_FPDJ2-102
TP 12LP_GOODJ2-106
TP 13PG_FPDJ2-110
TP 14PG_DDRJ2-114
TP 15EN_PLL_PWRJ2-77
TP 16PLL_FINCJ2-81
TP 17PG_GT_RJ2-91
TP 18EN_GT_RJ2-95
TP 19EN_PLJ2-101
TP 20EN_GT_LJ2-79
TP 21PLL_SEL0J2-93
TP 22PG_GT_LJ2-97
TP 23INIT_BJ2-98
TP 24IN1_PJ2-4
TP 25PLL_SEL1J2-87
TP 26PLL_LOLNJ2-85
TP 27PLL_RSTJ2-89
TP 28DX_PJ2-119
TP 29DX_NJ2-121
TP 30IN1_NJ2-6
TP 31B505_CLK0_PJ2-10
TP 32B505_CLK0_NJ2-12
TP 33B505_CLK1_PJ2-16
TP 34B505_CLK1_NJ2-18
TP 35B128_CLK1_PJ2-22
TP 36B128_CLK1_NJ2-24
TP 37CLK0_NJ2-1
TP 38CLK0_PJ2-3
TP 39CLK8_PJ2-7
TP 40CLK8_NJ2-9
TP 41CLK7_PJ2-13
TP 42CLK7_NJ2-15
TP 43IN2_PJ3-66
TP 44IN2_NJ3-68
TP 45B230_CLK1_NJ3-59
TP 46B230_CLK1_PJ3-61
TP 47B229_CLK0_NJ3-65
TP 48B229_CLK0_PJ3-67
TP 49PLL_3V3J3-152
TP 50GNDJ3-155
TP 51PL_1V8J1-121
TP 52PS_1V8J3-147
TP 53SI_PLL_1V8J3-151
TP 54PROG_BJ2-100
TP 55...56GND-


On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs


Page properties
hiddentrue
idComments

Notes :

In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection


Scroll Title
anchorTable_OBP
titleOn Board Peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
DIP SwitchS1...3
LEDsD2...4Red LEDs
OscillatorU2125.00 MHz


DIP Switch

There are three DIP Switches, S1, S2, S3.

The Boot Mode can be set through DIP Switch S1, refer to BootMode table.

Designator
Scroll Title
anchorTable_OBP_DIP
titleOn Board PeripheralsDIP Switch S1

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DIP Switch S1Signals

B2B

Chip/Interface

Notes
DIP SwitchS1...3LEDsD2...4Red LEDsOscillatorU2125.00 MHz

DIP Switch

There are thre DIP Switches, S1, S2, S3.

...

S1AMODE0J2-109
S1BMODE1J2-107
S1CMODE2J2-105
S1DMODE3J2-103


Control signals must be set using DIP Switch S2, S3.

Scroll Title
anchorTable_OBP_DIP
titleDIP Switch S1S2

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DIP Switch S2SignalsB2BS1 switchNotesNotes
S2AMODE0EN_PSGTJ2-109S1A84Position OFF enables power rail
S2BEN_GT_RMODE1J2-107S1B95Position OFF enables power rail
S2CEN_GT_LMODE2J2-105S1C97Position OFF enables power rail
S2DEN_PLL_PWRMODE3J2-103S1D

...

77Position OFF enables power rail, connected to PG_PL



Scroll Title
anchorTable_OBP_DIP
titleDIP Switch S2S3

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

connected to PG_PL
DIP Switch S3SignalsB2BS2 S3 switchNotes
S3AEN_PSGTDDRJ2-84112S2AEN_GT_RJ2-95S2BEN_GT_LJ2-97S2CEN_PLL_PWRJ2-77S2DS3APosition OFF enables power rail
S3BEN_LPDJ2-108S3BPosition OFF enables power rail
S3CEN_PLJ2-101S3CPosition OFF enables power rail
S3DEN_FPDJ2-102S3DPosition OFF enables power rail


LEDs

Scroll Title
anchorTable_OBP_DIPLED
titleDIP Switch S3On-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signals
Designator
B2B
Color
S3 switchNotesEN_DDRJ2-112S3AEN_LPDJ2-108S3BEN_PLJ2-101S3CEN_FPDJ2-102S3D

...

Connected toActive LevelNote
D2RedDONEActive HighNon User LED
D3RedERR_STATUSActive HighNon User LED
D4RedERR_OUTActive HighNon User LED


Clock Sources

Active Level
Scroll Title
anchorTable_OBP_LEDCLK
titleOn-board LEDsOsillators

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Designator
ColorConnected to
DescriptionFrequencyNote
D2
U2
RedDONEActive HighNon User LEDD3RedERR_STATUSActive HighNon User LEDD4RedERR_OUTActive HighNon User LED