Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.


some sources available on public doc TEBT0808 TRM

Page properties
hiddentrue
idComments

Template Revision 2.5

  • Module: TRM Name always "TE Series Name" +TRM
    Example: "TE0728 TRM"
  • Carrier: TRM Name usually "TEB Series Name" +TRM
    Example: "TEB0728 TRM"

...

Page properties
hiddentrue
idComments

Note for Download Link of the Scroll ignore macro:


Scroll Ignore

Download PDF version of this document.


Scroll pdf ignore

Table of Contents

Table of Contents

...

The Trenz Electronic TEBT0808 -01 is a testboard test fixture for module TE0808(REV 02 and 03) as well as for TE0803 (REV 01)REV02, REV03) and TE0803(REV01) series.

Refer to http://trenz.org/tebt0808-info for the current online version of this manual and other available documentation.

...

Page properties
hiddentrue
idComments

Note:
Use 'Key Features' description in shoping page, for example: https://shop.trenz-electronic.de/de/TE0728-04-1Q-SoC-Micromodul-mit-Xilinx-Automotive-Zynq-7020-512-MByte-DDR3L-6-x-6-cm

  • Modules
    • TE0808, TE0803
  • On Board
    • Done/Error/Status LEDs
    • MEMS Oscillator 125.00 MHz
    • Boot Mode DIP-Switch
    • 2x DIP-Switches to control TE080x power domains
  • Interface
    • Pin
  • Accepts TE0808 / TE0803
  • Single 3.3V input
    • Header for TE0790 JTAG/UART Adapter
    20 Pin
    • ARM JTAG header
    (connected to MIO JTAG 0)
    10
    • Pin
    I2C header for Silabs Clock Builder Field ProgrammerDone, Error/Status LEDs
    • Header for I2C
    • Board to Board (B2B) Connectors
    • One PL GT with 4x SMA
    connectors
    • Connectors
    • One PS GT with
    SMA connectors
  • GT local loopback
  • PL I/O loopbacks
  • PS I/O loopbacks
  • Boot Mode switches
  • Power control switches to control TE0808 power domains
    • 4x SMA Connectors
    • One pre-assembled TE0790 XMOD FTDI JTAG adapter

Supported Bootmodes are SPI and JTAG.

  • Power:
    • 3.3 V (Nominal Supply Voltage)
  • Dimension: 90mm x 90mm

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTEBT0808 block diagramBlock Diagram


Scroll Ignore
draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision23
diagramNameTEBT0808_OV_BD
simpleViewerfalse
width
diagramWidth635
linksauto
tbstylehidden
diagramWidth636revision6



Scroll Only

Image Modified


Main Components

...

Scroll Title
anchorFigure_OV_BD
titleTEBT0808 main componentsMain Components


Scroll Ignore

draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision4
diagramNameTEBT0808_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth640
revision3


Scroll Only

Image Modified


  1. Uninsulated 2 mm rigid socket. J8-J7Power Jack. J7-J8
  2. SMA Coaxial straight. J6- J9...15
  3. Surface Mount Schottky Barrier Rectifier. D1
  4. ARM PJTAG Pin Header J16
  5. I2C Pin Header, J5Box Headers, Straight/Angled J5-J16
  6. Board to Board ConnectorConnectors. J1...4
  7. Clock MEMS Oscillator, U2
  8. On-Board LEDLEDs, D1D2...34
  9. DIP-Switch, S1...3
  10. XMOD JTAG Baseheader,  JX1

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

-

-

-


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

...

Scroll Title
anchorTable_OV_BP
titleBoot processProcess.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

M3M2M1M0Bootmode
Hex
BootmodeNotes
ONONONON
0x0
0b0000PS Main JTAG (TE0790 USB JTAG)
Needed for SPI Flash Programming
DIPs are inverted
ONONOFFON
0x2
0b0010SPI Flash (dual parallel, 4bit x 2, 32bit Addressing)
Default
DIPs are inverted
OFFONONON0b1000PJTAG(MIO29:26)DIPs are inverted



Scroll Title
anchorTable_OV_RST
titleReset Process
Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2B
I/O
Note

PLL_RST

J2-89
SRST_BJ2-96Connected to PJTAG0_SRST - J16
Note


Signals, Interfaces and Pins

...

Board to Board (B2B) I/Os

FPGA bank number and number TEBT0808 has four B2B Connectors and each connector has 160 pins. Number of I/O signals and Interfaces connected to the B2B connectorconnectors is as following table:

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA Bank
B2B ConnectorInterfacesNumber of I/O
Signal Count
Voltage Level
Notes