Page History
...
JTAG Signal | B2B Connector Pin |
---|---|
TMS | JM2-93 |
TDI | JM2-95 |
TDO | JM2-97 |
TCK | JM2-99 |
Table 5: JTAG interface signals.
Note |
---|
JTAGMODE pin 89 in B2B connector JM1 should be set low or grounded for normal operation. |
...
Module has Silicon Labs I2C programmable quad PLL clock generator on-board (Si5338A, U2) to generate .
Si5338A Pin | Signal Name / Description | Connected To | Direction | Note |
---|---|---|---|---|
IN1 | - | Not connected. | Input |
Not used. | |||
IN2 | - | GND | Input |
Not used. | ||||
IN3 | Reference input clock. | U3, pin 3 | Input | 25.000000 MHz oscillator, Si8208AI. |
IN4 | - | GND | Input |
I2C slave device address |
LSB. | |||
IN5 | - | Not connected. | Input |
Not used. | |||
IN6 | - | GND | Input |
Not used. | ||||
CLK0A | CLK1_P | U1, R23 | Output | FPGA bank 45. |
CLK0B | CLK1_N | U1, P23 | Output | FPGA bank 45. |
CLK1A |
MGT_CLK1_N |
U1, V5 | Output |
FPGA MGT bank 225 reference clock. |
CLK1B |
MGT_CLK1_P |
U1, V6 | Output |
FPGA MGT bank 225 reference clock. |
CLK2A |
MGT_CLK3_N |
U1, AB5 | Output |
FPGA MGT bank 224 reference clock. |
CLK2B |
MGT_CLK3_P |
U1, AB6 | Output |
FPGA MGT bank 224 reference clock. | ||||
CLK3A | CLK0_P | U1, pin T24 | Output | FPGA bank 45. |
CLK3B | CLK0_N | U1, pin T25 | Output | FPGA bank 45. |
Clock Signal | Frequency | Source | FPGA | Notes |
---|---|---|---|---|
- | 25.000000 MHz | SiT8208 (U3), CLK | - | Reference clock input for Si5338 PLL quad clock generator. |
CLK200M | 200.0000 MHz | DSC1123 (U11), OUT | R25/R26, bank 45 | |
CLK0 | User programmable | Si5338 (U2), CLK3 | T24/T25, bank 45 | |
CLK1 | User programmable | Si5338 (U2), CLK0 | R23/P23, bank 45 | |
MGT_CLK0 | Supplied by the carrier board | JM3-31, JM3-33 | Y5/Y6, bank 225 | Bank 225 MGTs clock source from baseboard. |
MGT_CLK1 | User programmable | Si5338 (U2), CLK1 | V5/V6, bank 225 | Bank 225 MGTs clock source from on-board PLL quad clock generator. |
MGT_CLK2 | Supplied by the carrier board | JM3-32, JM3-34 | AD6/AD5, bank 224 | Bank 224 MGTs clock source from baseboard. |
MGT_CLK3 | User programmable | Si5338 (U2), CLK2 | AB6/AB5, bank 224 | Bank 224 MGTs clock source from on-board PLL quad clock generator. |
...
Overview
Content Tools