Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Only (inline)
Refer to "https://shopwiki.trenz-electronic.de/endisplay/Download/?path=Trenz_Electronic/TE0808"PD/TE0808+TRM for downloadable version of this manual and the rest of available documentation.
 

The Trenz Electronic TE0808 is an industrial-grade MPSoC SoM integrating a Xilinx Zynq UltraScale+ MPSoC, max. 8 GByte up to 8 GBytes of DDR4 SDRAM with via 64-Bit width databus connectionbit wide data bus, max. 512 MByte Flash memory for configuration and operation, 20 Gigabit transceivers and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/O's is Os are provided via rugged high-speed stacking connections. All this in a compact 5.2 x 7.6 cm form factor, at the most competitive price.

Note

Important Information for TE0808 boards which are equipped with ES1 or ES2 silicon: Erratas and functional restrictions may exist, please check Xilinx documentation and contact your local Xilinx FAE for restrictions.

...

  • MPSoC: ZYNQ UltraScale+ ZU9EG 900 pin package
  • Memory
    - 64-Bit DDR4, 8 GByte maximum
    - Dual SPI boot Flash in parallel, 512 MByte maximum
  • User I/OOs
    - 65 x MIOPS MIOs, 48 x PL HD (all)GPIOs,  156 x PL HP GPIOs (3 banks)
    - Serial transceivertransceivers: 4 x GTR + 16 x GTH
    - Transceiver clocks inputs and outputs
    - PLL clock generator inputs and outputs
  • Size: 52 x 76 mm, 3 mm mounting holes for skyline heat spreader
  • B2B connectors: 4 x 160 pin
  • Si5345 - 10 output PLL
  • All power supplies on board, single 3.3V power source required
    - 14 on-board DC-DC regulators and 13 LDOs
    - LP, FP, PL separately controlled power domains
  • Support for all boot modes (except NAND) and scenarios
  • Support for any combination of PS connected peripherals
  • Size: 52 x 76 mm, 3 mm mounting holes for skyline heat spreader
  • B2B connectors: 4 x 160 pin

Block Diagram

Figure 1: TE0808-04 Block Diagram.

...

  1. Xilinx ZYNQ UltraScale+ XCZU9EG MPSoC, U1
  2. Low-power programmable oscillator @ 33.333333 MHz (PS_CLK), U32
  3. Red LED (DONE), D1
  4. 256Mx16 DDR4-2400 SDRAM, U12
  5. 256Mx16 DDR4-2400 SDRAM, U9
  6. 256Mx16 DDR4-2400 SDRAM, U2
  7. 256Mx16 DDR4-2400 SDRAM, U3
  8. 12A PowerSoC DCDC DC-DC converter, U4
  9. Quartz crystal, Y1
  10. Low-power programmable oscillator @ 25.000000 MHz (IN0 for U5), U25
  11. 10-channel programmable PLL clock generator, U5
  12. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J4
  13. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J2
  14. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J3
  15. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J1
  16. Quartz crystal, Y2
  17. 256 Mbit serial NOR Flash memory, U7
  18. 256 Mbit serial NOR Flash memory, U17

...

Each connector has a specific arrangement of the signal pins, which are grouped together in categories related to their functionalities and to their belonging to particular units of the Zynq UltrascaleUltraScale+ MPSoC like I/O - banks, interfaces and Gigabit transceivers
or to the on-board peripherals.

...

BankTypeB2B ConnectorSchematic Names / Connector PinsI/O Signal CountSignalsLVDS Pairs CountVCCO Bank VoltageNotes
47HDJ3

B47_L1_P ... B47_L12_P
B47_L1_N ... B47_L12_N

24 I/O'sOs12

VCCO47
pins J3-43, J3-44

VCCO max. 3.3V
usable as single-ended I/O'sOs

48HDJ3

B48_L1_P ... B48_L12_P
B48_L1_N ... B48_L12_N

24 I/O'sOs12

VCCO48
pins J3-15, J3-16

VCCO max. 3.3V
usable as single-ended I/O'sOs

64HPJ4

B64_L1_P ... B64_L24_P
B64_L1_N ... B64_L24_N

B_64_T0 ... B_64_T3

52 I/O's24

VCCO64
pins J4-58, J4-106

VCCO max. 1.8V
usable as single-ended I/O'sOs

65HPJ4

B65_L1_P ... B65_L24_P
B65_L1_N ... B65_L24_N

B_65_T0 ... B_65_T3

52 I/O'sOs24

VCCO65
pins J4-69, J4-105

VCCO max. 1.8V
usable as single-ended I/O'sOs

66HPJ1

B66_L1_P ... B66_L24_P
B66_L1_N ... B66_L24_N

B_66_T0 ... B_66_T3

48 I/O'sOs24

VCCO66
pins J1-90, J1-120

VCCO max. 1.8V
usable as single-ended I/O'sOs

500MIOJ3MIO13 ... MIO2513 I/O'sOs-PS_1V8user User configurable I/O's Os on B2B
501MIOJ3MIO26 ... MIO5126 I/O'sOs-PS_1V8user User configurable I/O's Os on B2B
502MIOJ3MIO52 ... MIO7726 I/O'sOs-PS_1V8user User configurable I/O's Os on B2B

Table 2: B2B connector pin-outs of available PL and PS banks of the TE0808-04 SoM.

...

JTAG access is provided through the MPSoC's PS configuration bank 503 with bank voltage ' PS_1V8'.

JTAG SignalB2B Connector Pin
TCKJ2-120
TDIJ2-122
TDOJ2-124
TMSJ2-126

...

The Xilinx Zynq UltraScale+ MPSoC's PS configuration bank 503 control signal pins are accessible through B2B - connector J2.

For further information about the particular control signals and how to use and evaluate them, refer to the  Xilinx Zynq UltraScale+ MPSoC TRM and UltraScale Architecture Configuration - User Guide.

SignalB2B Connector PinFunction
DONEJ2-116PL configuration completed.
PROG_BJ2-100PL configuration reset signal.
INIT_BJ2-98PS is initialized after a power-on reset.
SRST_BJ2-96System reset.
MODE0 ... MODE3J2-109/J2-107/J2-105/J2-103

4-bit boot mode pins.

For further information about the boot - modes refer to the Xilinx Zynq UltraScale+ MPSoC TRM
section 'Boot and Configuration'.

ERR_STATUS / ERR_OUTJ2-86 / J2-88

ERR_OUT signal is asserted for accidental loss of power, an error, or an exception in the MPSoC's Platform Management Unit (PMU)-.

ERR_STATUS indicates a secure lock-down state.

PUDC_BJ2-127Pull-up during configuration (pulled-up to PL_1V8).

...

Quad SPI Flash memory ICs U7 and U17 are connected to the Zynq MPSoC PS QSPI0 interface via PS MIO bank 500, pins MIO0 ... MIO5 and MIO7 ... MIO12.

MIOSignal Schematic NameU7 Pin MIOSignal Schematic NameU17 Pin
0SPI Flash -SCK/M4CLKB2 7SPI Flash -SCKCS
C2
1SPI Flash-DQ1/M1Flash IO1
D2 8SPI Flash -DQ0/M0IO0
D3
2SPI Flash -DQ2/M2IO2
C4 9SPI Flash -DQ1/M1IO1
D2
3SPI Flash -DQ3/M3IO3D4 10SPI Flash -DQ2/M2IO2
C4
4SPI Flash -DQ0/M0IO0
D3 11SPI Flash -DQ3/M3IO3D4
5SPI Flash -SCKCS
C2 12SPI Flash -SCK/M4CLK
B2

Table 7: PS MIO pin assignment of the Quad SPI Flash memory ICs.

Boot Process

The boot source device and mode of the Zynq UltraScale+ MPSoC can be selected via 4 dedicated pins , which generate a 4-bit code to select the boot mode. The pins are accessible on B2B connector J2:

...

Table 8: Boot mode pins on B2B connector J2.


Following boot modes are possible on the TE0808 UltraScale+ module by generating the corresponding 4-bit code by the pins ' PS_MODE0 ' ... ' PS_MODE3 ' (little-endian alignment):

...

For functional details see  ug1085 - Zynq UltraScale+ TRM (Boot Modes Section).

...

 Date

Revision

ContributorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

v.13

Jan Kumann
  • Block diagram changed.
  • SPI flash section fixed.
  • Few smaller improvements.
2017-08-15v.12Vitali TsiukalaChanged signals count in the B2B connectors table
2017-08-15

v.11

John Hartfiel, Ali Naseri
  • PCB REV04 Initial release
  • update boot mode section
2017-02-06V1Jan KumannInitial document

...