Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

HTML
<!--
General Notes:
Designate all graphics and pictures with a number and a description. For example "Figure 1: TE07xx-xx Block Diagram" or "Table 1: Initial delivery state". "Figure x" and "Table x" have to be formatted to bold.  
-->


Scroll Ignore

Download PDF version of this document.


Scroll PDF Exporter Ignore

Table of Contents

Table of Contents

...

#FTDI
Channel A
FTDI
Channel B
Pins A to GNotes
1JTAG/SPI (MPSSE)UARTJTAG, UARTJTAG compatible to Xilinx, Lattice and open-source software that uses FTDI MPPSE
2JTAG/SPI (MPSSE)JTAG/SPI (MPSSE)JTAG, JTAGDual JTAG, only Channel A is Xilinx compatible
3UARTUARTUART, UARTDual UART
4I2CUARTI2C, UART 
5MPSSE 
8x GPIO 
6 
UART8x GPIO 
7UARTUARTnot usedUART to UART loopback
8not usedFast Serial 
FTDI 4-wire fast serial adapter, custom EEPROM is needed to enable this mode
9CPLD update onlynot useduser definedStandalone Module with CPLD and 8 user programmable I/O

...

  
Signal J2 Pin NameJ2 Pin Name Signal
GND
1*GND
User DefinedCAUser Defined
VIO 

VDD 3.3V
User DefinedDBUser Defined
User DefinedFEUser Defined
User DefinedHGUser Defined / Button (Reset_n)

...

          
FTDISignalPull up/down J2 Pin NameJ2 Pin Name Pull up/downSignalFTDI

GND-
1*-GND
ADBUS0TCK (output from adapter)
CAupUART RXD (input to adapter)BDBUS1 

VIO- 

-VDD 3.3V 
ADBUS2TDO (input to adapter)upDB
UART TXD (output from adapter)BDBUS0
ADBUS1TDI (output from adapter)
FEdownLED
ADBUS3TMS (output from adapter)
HGupButton (Reset_n)

Table 4: Pin header J2 signal assignment with standard configuration firmware. *pin 1 on header J2

...

         
FTDISignalPull up/down J2 Pin NameJ2 Pin Name Pull up/downSignalFTDI

GND-
1*-GND
ADBUS0TCK (output from adapter)
CA
UART TXD (output from adapter)BDBUS0 

VIO- 

-VDD 3.3V
ADBUS2TDO (input to adapter)upDB upUART RXD (input to adapter)BDBUS1
ADBUS1TDI (output from adapter)
FEdownLED
ADBUS3TMS (output from adapter) 
HHGupButton (Reset_n)

Table 5: Pin header J2 signal assignment with standard, but RXD-TXD swapped configuration firmware. *pin 1 on header J2

...

         
FTDISignalPull up/down J2 Pin Name J2 Pin NamePull up/downSignalFTDI

GND- 
1*-GND
BDBUS1UART RXD (input to adapter)upCA 
TCK (output from adapter)ADBUS0 

VIO- 

-VDD 3.3 V
BDBUS0UART TXD (output from adapter)
DB 
TMS (output from adapter)ADBUS3
ADBUS1TDI (output from adapter)
FEupTDO (input to adapter)ADBUS2

 not used
HG
CPLD User LED 'ULED'

Table 6: Pin header J2 signal assignment with DIPFORTy firmware.

...

Date

Revision

Contributors

Description

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse

Page info
infoTypeModified by
typeFlat
showVersionsfalse

  • update some link and change history

2018-01-18

v.37John Hartfiel
  • DIP-Switch description
2017-11-16

v.34

Ali Naseri
  • Updated Power supply, DIP-Switch and CPLD section

2017-10-26

v.27

John Hartfiel
  • Update 2x6 Pin Header Figure 3
  • Update Links
2017-10-19

v.26

Ali Naseri
  • Initial document
--all


Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --

Table 15: Document change history.

...

Include Page
IN:Legal Notices
IN:Legal Notices