Page History
...
Scroll pdf ignore | |
---|---|
Table of Contents
|
Overview
Scroll Only (inline) |
---|
Refer to https://wiki.trenz-electronic.de/display/PD/TE0808+TRM for downloadable version of this manual and the rest of available documentation. |
The Trenz Electronic TE0808 is an industrial-grade MPSoC SoM integrating a Xilinx Zynq UltraScale+ MPSoC, up to 8 GBytes of DDR4 SDRAM via 64-bit wide data bus, max. 512 MByte Flash memory for configuration and operation, 20 Gigabit transceivers and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os are provided via rugged high-speed stacking connections. All this in a compact 5.2 x 7.6 cm form factor, at the competitive price.
...
Power Rail Name | B2B J1 Pins | B2B J2 Pins | B2B J3 Pins | Directions | Note |
---|---|---|---|---|---|
PL_DCIN | 151, 153, 157, 159 | - | - | Input | - |
DCDCIN | - | 154, 156, 158, 160, | - | Input | - |
LP_DCDC | - | 138, 140, 142, 144 | - | Input | - |
PS_BATT | - | 125 | - | Input | - |
GT_DCDC | - | - | 157, 158, 159, 160 | Input | - |
PLL_3V3 | - | - | 152 | Input | U5 (programmable PLL) 3.3V nominal input |
SI_PLL_1V8 | - | - | 151 | Output | Internal voltage level 1.8V nominal output |
PS_1V8 | - | 99 | 147, 148 | Output | Internal voltage level |
PL_1V8 | 91, 121 | - | - | Output | Internal voltage level |
DDR_1V2 | - | 135 | - | Output | Internal voltage level |
...
Overview
Content Tools