Page History
...
Microsemi SmartFusion2 SoC FPGA
- 8 MByte SDRAM
8 MByte QSPI Flash memory
- 25 MHz system clock and 32.768 KHz auxiliary clock
- JTAG and UART over Micro USB2 USB connector
- 1x 3-pin header for Live Probes
- 1x PMOD header providing 8 GPIOs
2x 14-pin headers (2,54 mm pitch) providing 23 GPIOs
9 user LEDs
- 1 user push button
- 3.3V single power supply with on-board voltage regulators
- Size 61.5 x 25 mm
...
| JTAG Signal | Pin on Header J4 | Note |
|---|---|---|
| TCK | 3 | - |
| TDI | 5 | - |
| TDO | 4 | - |
| TMS | 6 | - |
| JTAGSEL | 2 | The JTAGSEL pin of SmartFusion2 device depends on the used JTAG programmer. - |
Table 4: optional second JTAG interface or GPIO (JTAGSEL dependent)
...
On-module QSPI flash memory (U7) is provided by Winbond Serial Flash Memory W74M64FV with 64 MBit (8 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage.
SDRAM
The TEM0001 FPGA module is equipped with a Winbond W9864G6JT 64 MBit (8 MByte) SDRAM chip U2. This SDRAM chip is connected to the FPGA bank 4 and 7 via 16-bit memory interface with 166MHz clock frequency and CL3 CAS latency.
FTDI FT2232H IC
The FTDI chip U3 converts signals from USB2.0 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity of the FT2232H chip.
FTDI FT2232H chip is used in MPPSE mode for JTAG, 6 I/O's of Channel B are routed to the bank 1 of the FPGA SoC and are usable for example as UART interface.
...
| Clock Source | Schematic Name | Frequency | Clock Input Destination |
|---|---|---|---|
| Microchip MEMS Oscillator, U7 | CLK12M | 12.0000 MHz | FTDI FT2232 U3, pin 3; FPGA SoC bank 2, pin N16 |
ECS SMD Crystal Oscillator, Y1 | - | 32.768 KHz | FPGA SoC U5 auxiliary clock input, pin W17/Y17 |
| AVX Quartz Crystal Oscillator, Y2 | - | 25.000 MHz | FPGA SoC U5 main clock input, pin W18/Y18 |
...
| LED | Color | Signal Schematic Name | FPGA | Notes |
|---|---|---|---|---|
| D1 | Green | - | - | Indicating 3.3V board supply voltage |
| D2 | Red | 'LED1' | E18 | user |
| D3 | Red | 'LED2' | R17 | user |
| D4 | Red | 'LED3' | R18 | user |
| D5 | Red | 'LED4' | T18 | user |
| D6 | Red | 'LED5' | U18 | user |
| D7 | Red | 'LED6' | R16 | user |
| D8 | Red | 'LED7' | E1 | user |
| D9 | Red | 'LED8' | D2 | user |
| D10 | Red | 'USER_LED' | G17 | user |
Table 7: LEDs of the module
...
| Button | Signal Schematic Name | FPGA | Notes |
|---|---|---|---|
| S1 | 'USER_BTN' | B19 | user configurable |
| S2 | 'RESET' | U17 | system reset |
Table 8: Push buttons of the module
...
Overview
Content Tools