Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Figure 1: TEBA0841-01 Block Diagram.

Main Components

      Image Modified          Image Modified

Figure 2TEBA0841-01 Carrier Board.

...

Following table gives a summary of the available I/O's, interfaces and differential pairs of the B2B connectors JB1, JB2 and JB3:

B2B ConnectorInterfacesCount of I/O'sNotes
JB1User I/O42 single ended or 21 differential-
SD IO6-
MIO8-
SoM control signals1'BOOTMODE'
JB2MGT lanes8 differential pairs, 4 lanes-
MGT reference input clock1 differential pair
USB2.0 (OTG and device mode)4-
JB2User I/O42 single ended 21 differential--
JTAG4-
Red user LED1-
SoM control signals1'RESIN'

Table 1: General overview of PL I/O signals and SoM's interfaces connected to the B2B connectors.

...

Following table gives a summary of the pin-assignment, available interfaces and functional I/O's of the pin headers:

On-board Pin Header
Control Signals and InterfacesCount of I/O'sNotes
J17User I/O42 single ended or 21 differential-
J20

User I/O

42 single ended or 21 differential-
J3JTAG4-
SoM control signals2'RESIN', 'BOOTMODE'
MGT reference input clock1 differential pairAC decoupled on-board (100 nF capacitor)
MIO2user IO (configurable as UART for example)
J4SD IO63.3V and 1.8V voltage level available on header

Table 2: General overview of PL I/O signals, SoM's interfaces and control signals connected to the on-board connectors.

...

The pin-assignment of the SFP connector is in detail as fellows:

SFP+ pinPin Schematic NameB2BFPGA DirectionDescriptionNote
Transmit Data + (pin 18)MGT_TX3_PJB2-26OutputSFP+ transmit data differential pair

-
Transmit Data - (pin 19)MGT_TX3_NJB2-28Output-
Receive Data + (pin 13)MGT_RX3_PJB2-25InputSFP+ receive data differential pair

-
Receive Data - (pin 12)MGT_RX3_NJB2-27Input-
Receive Fault (pin 2)MIO10JB1-96InputFault / Normal OperationHigh active logic
Receive disable (pin 3) 1)SFP0_TX_DISnot connectedOutputSFP Enabled / DisabledLow active logic
MOD-DEF2 (pin 4)MIO13JB1-98InputModule present / not presentLow active logic
MOD-DEF1 (pin 5)MIO12JB1-100Output2-wire Serial Interface clock3.3V pull-up on-board
MOD-DEF0 (pin 6)MIO11JB1-94BiDir2-wire Serial Interface data3.3V pull-up on-board
RS0 (pin 7)SFP0_RS0not connectedOutputFull RX bandwidthLow active logic
LOS (pin 8)MIO0JB1-88InputLoss of receiver signalHigh active logic
RS1 (pin 9)SFP0_RS1not connectedOutputReduced RX bandwidthLow active logic

Table 3: SFP+ connector pin-assignment.

...

The MGT lane pins are bridged on-board as fellows, if 4 x 5 SoM TE0741 is mounted on carrier board:

MGT LaneB2B TX Differential PairB2B RX Differential PairB2B Pins Bridged
MGT-lane 0

JB2-8 (MGT_TX0_N)

JB2-10 (MGT_TX0_P)

JB2-7 (MGT_RX0_N)

JB2-9 (MGT_RX0_P)

JB2-7 to JB2-8

JB2-9 to JB2-10

MGT-lane 1

JB2-14 (MGT_TX1_N)

JB2-16 (MGT_TX1_P)

JB2-13 (MGT_RX1_N)

JB2-15 (MGT_RX1_P)

JB2-13 to JB2-14

JB2-15 to JB2-16

MGT-lane 2

JB2-20 (MGT_TX2_N)

JB2-22 (MGT_TX2_P)

JB2-19 (MGT_RX2_N)

JB2-21 (MGT_RX2_P)

JB2-19 to JB2-20

JB2-21 to JB2-22

MGT-lane 7

JB1-3 (MGT_TX7_P)

JB1-5 (MGT_TX7_N)

JB1-9 (MGT_RX7_P)

JB1-11 (MGT_RX7_N)

JB1-3 to JB1-9

JB1-5 to JB1-11

MGT-lane 6

JB1-15 (MGT_TX6_P)

JB1-17 (MGT_TX6_N)

JB1-21 (MGT_RX6_P)

JB1-23 (MGT_RX6_N)

JB1-15 to JB1-21

JB1-17 to JB1-23

Table 4: Looped-backed MGT-lanes for mounted 4 x 5 SoM TE0741.

...

JTAG access to the mounted SoM is provided through B2B connector JB2 and is also routed to the XMOD header JX1 and pin header J3. With the TE0790 XMOD USB2.0 to JTAG adapter, the device of the mounted SoM can be programed via USB2.0 interface.

JTAG Signal

B2B Connector Pin

XMOD Header JX1Pin Header J3Note
TCKJB3-100JX1-4J3-4-
TDIJB3-96JX1-10J3-10-
TDOJB3-98JX1-8J3-8-
TMSJB3-94JX1-12J3-12-

Table 5: JTAG interface signals.

...

UART interface is available on B2B connector JB1 and is usually established by MIO-pins of the PS-bank of the mounted SoM's Zynq device. With the TE0790 XMOD USB2.0 adapter, the UART signals can be converted to USB2.0 interface signals:

UART Signal Schematic NameB2BXMOD Header JX1Pin Header J3Note
MIO14JB1-91JX1-7J3-7UART-RX (receive line)
MIO15JB1-86JX1-3J3-3UART-TX (transmit line)

Table 6: UART interface signals.

...

The SD IO interface of the mounted SoM is routed to the pin header J4. Due to the different operation voltage levels of the MicroSD Card socket (3.3V) and the and the SoM's Zynq device MIO-bank (1.8V), a VDD/VCCIO translation is necessary which can be provided for example by Texas Instruments TXS02612 SDIO port expander IC. Both voltage levels are available on pin header J4:

SD IO Signal Schematic NameB2BPin Header J4Note
SD_DAT0JB1-24J4-8SD IO data
SD_DAT1JB1-22J4-10SD IO data
SD_DAT2JB1-20J4-9SD IO data
SD_DAT3JB1-18J4-7SD IO data
SD_CLKJB1-28J4-4SD IO clock
SD_CMDJB1-26J4-3SD IO command

Table 7: SD IO interface signals.

...

Following table gives an overview of the USB2.0 interface signals:

USB2.0 Signal Schematic NameB2BConnected toNote
OTG_N

JB2-48

J10-2USB2.0 data
OTG_PJB2-50J10-3USB2.0 data
OTG-IDJB2-52J10-4Ground this pin for A-Device (host),  left floating this pin for B-Device (peripheral).
USB-VBUSJB2-56J10-1USB supply voltage for Host mode. Not supplied by the Carrier Board.

Table 8: USB2.0 interface signals and connections.

...

Following table describes the signals and interfaces of the XMOD header JX1 and pin header J3:

Pin Schematic NameXMOD Header JX1 PinHeader J3 PinB2BNote
TCKC (pin 4)4JB3-100-
TDOD (pin 8)8JB3-98-
TDIF (pin 10)10JB3-96-
TMSH (pin 12)12JB3-94-
MIO15A (pin 3)3JB1-86UART-TX (transmit line)
MIO14B (pin 7)7JB1-91UART-RX (receive line)
BOOTMODEE (pin 9)9JB1-90usually 'JTAGSEL' on TE 4 x 5 SoMs
RESING (pin 11)11JB3-17SoM Reset pin
CLK0_N-15JB2-32AC decoupled on-board (100 nF capacitor)
CLK0_P-16JB2-34AC decoupled on-board (100 nF capacitor)

Table 9: JTAG/UART header signals and connections.

When using XMOD FTDI JTAG Adapter TE0790, the adapter-board's VCC and VCCIO will be sourced by the on-boards 3.3V supply voltage. Set the DIP-switch with the setting:

XMOD DIP-switchesPosition
Switch 1ON
Switch 2OFF
Switch 3OFF
Switch 4OFF

Table 10: XMOD adapter board DIP-switch positions for voltage configuration.

...

The on-board LEDs are available to the user and can be used to indicate system status and activities:

LED ColorPin Schematic NameB2B ConnectorDescription and Notes
D1GreenMIO9JB1-92available to user
D2RedRLEDJB3-90available to user

Figure 11: On-board LEDs

VCCIO Selection Jumper

...

TE 4 x 5 Modules have a standard assignment of PL-bank I/O voltages on their B2B connectors, which will be fed with I/O voltage from base-board.

Base-board PL-bank I/O Voltages

B2B PinsStandard Assignment of PL-bank I/O Voltages on TE 4x5 Modules
VCCIOAJB1-10, JB1-12VCCIOA (JM1-9, JM1-11)
VCCIODJB2-8, JB2-10VCCIOD (JM2-7, JM2-9)

Table 12: Base-board PL-bank I/O voltages VCCIOA and VCCIOD

...

Following table describes how to configure the base-board supply-voltages by jumpers:

Base-board PL-bank I/O Voltages
vs Voltage Levels

VCCIOAVCCIOD
1.8VJ26:1-2J27:1-2
2.5VJ26:3-4J27:3-4
3.3VJ26:5-6J27:5-6

Table 13: Configuration of base-board supply-voltages via jumpers. Jumper-Notification: 'Jx: 1-2' means pins 1 and 2 are connected, 'Jx: 3-4' means pins 3 and 4 are connected, and so on.

...

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.

Power InputTypical Current
3.3VTBD*

Table 14: Typical power consumption.

...

The external power-supply can be connected to the board by the following pins:

Connector3.3V pinGND pin
JX1

JX1-5, JX1-6,

JX1-1, JX1-2
J3J3-5, J3-6J3-1, J3-2
J4J4-5J4-1, J4-2
J20J20-5, J20-46J20-1 , J20-2 , J20-49 , J20-50
J17J17-5, J17-46J17-1 , J17-2 , J17-49 , J17-50

Table 15: Connector pins capable for external 3.3V power supply

...

The voltage direction of the power rails is from board and on-board connectors' view:

Module Connector (B2B) DesignatorVCC / VCCIODirectionPinsNotes
JB1

3.3V

Out

2, 4, 6, 14, 16

3.3V module supply voltage
VCCIOAOut10, 12PL IO-bank VCCIO
M1.8VOUTIn401.8V module output voltage
JB2

3.3V_OUT

In

9, 11

3.3V module output voltage
3.3VOut1, 3, 5, 73.3V module supply voltage
VCCIODOut8, 10PL IO-bank VCCIO
JB3USB-VBUSOut56USB Host supply voltage

Table 16: Power pin description of B2B module connector.


On-board Pin Header DesignatorVCC / VCCIODirectionPinsNotes
J17

3.3V

In / Out

5, 48

3.3V external supply voltage
VCCIODIn / Out6, 45PL IO-bank VCCIO, depends on Jumper settings
J20

3.3V

In / Out

5, 48

3.3V external supply voltage
VCCIOAIn / Out6, 45PL IO-bank VCCIO, depends on Jumper settings

Table 17: Power Pin description of on-board connector.


Jumper / Header DesignatorVCC / VCCIODirectionPinsNotes
J26VCCIOAIn2, 4, 6-
M1.8VOUTOut1-
2.5VOut3-
3.3V_OUTOut5-
J27

VCCIOD

In2, 4, 6-
M1.8VOUTOut1-
2.5VOut3-
3.3V_OUTOut5-
J43.3VOut5-
M1.8VOUTOut6-

Table 18: Power Pin description of VCCIO selection jumper pin header.


Peripheral Socket DesignatorVCC / VCCIODirectionPinsNotes
J10USB-VBUSIn1USB Host supply voltage

Table 19: Power pin description of peripheral connector.


XMOD Header DesignatorVCC / VCCIODirectionPinsNotes
JX13.3VOut5 connected to 3.3V external supply voltage
VIOOut6
J33.3VOut5connected to 3.3V external supply voltage
3.3VOut6

Table 20: Power pin description of XMOD/JTAG Connector.

...

Technical Specifications

Absolute Maximum Ratings

ParameterMinMaxUnitsNotes

Vin supply voltage

3.135

3.465

V

3.3V supply-voltage ± 5%

Storage Temperature

-55105

°C

Molex 74441-0001 Product Specification

Table 21: Board absolute maximum ratings.

Recommended Operating Conditions

 ParameterMinMaxUnitsNotes
Vin supply voltage3.1353.465V-
Operating temperature-40+85°CMolex 74441-0001 Product Specification

Table 22: Module recommended operating conditions.

...

Hardware Revision History

DateRevision

Notes

PCNDocumentation Link
-

01

  • First Production Release
  • PCB patch on SFP+ connector
 -TEBA0841-01

Table 23: Module hardware revision history.

...

HTML
<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->


Date

Revision

Contributors

Description

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd



Ali Naseri, Jan Kumann
  • First TRM release

Table 24: Document change history.

...