Page History
...
| S2-3 | S2-4 | 3.3V (VCC) Pin 5 | VIO Pin 6 | Description |
|---|---|---|---|---|
| OFF | OFF | 3.3V from base (input**) | VIO from base (input**) | 3.3V (pin 5) and VIO (pin 6) sourced from base |
| OFF | ON | 3.3V from USB* (output**) | VIO from base (input**) | VIO sourced from base by Pin 6 |
| ON | OFF | 3.3V from base (input**) | 3.3V from base (input**) | VIO and 3.3V source by base (Pin 5 and Pin 6 are shorted and both must be sourced 3.3V) |
| ON | ON | 3.3V from USB* (output**) | 3.3V from USB* (output**) | 3.3V (pin 5) and VIO (pin 6) sourced USB ((Pin 5 and Pin 6 are shorted and both are 3.3V) |
...
- *
...
- max. 100mA for external components (
...
- It'
...
- s not recommended to supply FPGA Module)
...
Attention: Do not use this setting, if base power supply is connected to this pins! For more details see Power supply of the adapter board section.- **view of XMOD
Table 8: DIP-switch S2 power setting description.
User Push Button
The user push button S1 directly connected to the SC CPLD manipulates pin G of the pin header J2 by driving it to GND.
...
Date | Revision | Contributors | Description | ||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Ali Naseri |
| |||||||||
| 2017-11-16 | v.34 | Ali Naseri | Updated Power supply, DIP-Switch and CPLD section | ||||||||
2017-10-26 | v.27 | John Hartfiel |
| ||||||||
| 2017-10-19 | v.26 | Ali Naseri |
|
...
Overview
Content Tools