Page History
...
Table 3: Zynq SoC PL I/O signals overview
Zynq SoC
...
I/
...
O Banks
| Bank | Type | VCCIO | I/O's Count | Available on Connectors | Notes |
|---|---|---|---|---|---|
| 34 | HR | 3.3V | 41 | 38 | 38 user I/O's, 3 I/O's used for controlling the RGB LED D4. |
| 35 | HR | 3.3V | 8 | 8 | 8 single ended or 4 differential. |
| 500 | PS MIO | 3.3V | 7 | 0 | 6 MIO-pins used for QSPI flash memory interface, 1 MIO-pin connected to green LED D2. |
| 501 | PS MIO | 3.3V | 10 | 0 | 7 MIO-pins used for SD Card interface, 3 MIO-pins connected to light sensor U4. |
| 0 | Config | 3.3V | 5 | 0 | 4 I/O's are dedicated to JTAG interface, 'DONE'-signal is indicated by red LED D6. |
Table 4: General overview of Zynq SoC PL/PS I/O banks
JTAG Interface
JTAG access to the Xilinx ZYNQ XC7Z010 SoC is provided through J2 connector:
...
Overview
Content Tools