Versions Compared

Old Version 7

changes.mady.by.user Waldemar Hanemann

Saved on

compared with

New Version Current

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

Custom_table_size_100

Page properties
hiddentrue
idComments

Design Name always "TE Series Name" + optional CPLD Name + "CPLD"

DateVersionChangesAuthor
2023-02-072.2
  • added column 'Firmware release' in 'Document Change History' table
  • changed template revision from list to table
ma
-2.1
  • Fix problem with pdf export and side scroll bar
-
-2.0
  • add fix table of content
  • add table size as macro
  • removed page initial creator
-


Overview

Firmware for PCB CPLD with designator U7. CPLD Device in Chain: LCMX02-256HC

Feature Summary

  • Power Monitoring
  • Reset
  • LED
  • JTAG routing

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Port Description

Name / opt. VHD NameDirectionPinPullup/DownBank PowerDescription
C_LED out17none3.3VGreen LED D4, blinking pattern according to different states
DONEin28up3.3VFPGA Done signal, also connected to green LED D3. Is OFF when FPGA configured.
F_TCK / C_TCKout9none3.3VFPGA JTAG
F_TDI / C_TDIout21none3.3VFPGA JTAG
F_TDO / C_TDOin5none3.3VFPGA JTAG
F_TMS / C_TMSout4none3.3VFPGA JTAG
GND
10
3.3VGND
GND
11
3.3VGND
GND
12
3.3VGND
GND
13
3.3VGND
GND
14
3.3Vconnected to GND
JTAGMODE
26
3.3VEnable JTAG access to CPLD for Firmware update ( LOW-'0' : JTAG signales routed to module, HIGH-'1' : CPLD access)
MODEin16
3.3V/ currently_not_used
PG_ALLin27up3.3VPower sense from 1V/1.8V/3.3V/3.3VIN
PGOODinout25up3.3VPower Good. Low, if power failed, internal pullup activated
PROG_Bout23none3.3VFPGA Prog_B
RESINin8up3.3Vexternal reset from B2B
TCK / M_TCKin30none3.3VB2B JTAG
TDI / M_TDIin32up3.3VB2B JTAG
TDO / M_TDOout1none3.3VB2B JTAG
TMS / M_TMSin29up3.3VB2B JTAG
XIOin20none3.3VFPGA IO from Bank14 H26, Can be used to control LED D4 if no error state occurs

Functional Description

JTAG

JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on JM1-89.

Reset

PROG_B is triggered by RESIN or PG_ALL.

Power

PG_ALL is used to trigger PROG_B Reset in case of power failure. This case is also indicated by the green LED D4.

PGOOD is set low, if PG_ALL failed otherwise high impedance. Internal pullup is activated.

PGOOD can be drive to low from carrier, this will be indicated by LED subsequency only.

LED

LED D4 Green
StatusBlink SequencePriorityComment
Reset******** ~3Hz1external Reset is set
Power failed*****ooo2PG_ALL Problem (1.8V or 3.3V)
PGOOD Low****oooo3PGOOD is set low from carrier or the power monitor U11 noticed a power failure
DONE*ooooooo4Module not programmed
idleOFF5Module ready and programmed. In this case LED D4 can be controlled by FPGA - XIO Signal

Appx. A: Change History and Legal Notices

Revision Changes

CPLD REV2 to REV03

  • added JTAG DELAY and Pullmode constraints
  • XIO can be used to control LED D4

CPLD REV01 to REV02

  • add PGOOD functionality
  • new LED status sequence

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

Page properties
hiddentrue
idComments
  • Note this list must be only updated, if the document is online on public doc!
  • It's semi automatically, so do following

    • Add new row below first

    • Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template

    • Metadata is only used of compatibility of older exports
HTML
<!-- Generate new entry: 1:add new row below first 2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row 3.Update Metadate =Page Information Macro Preview+1   -->

Initial release
DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescriptionFirmware release
Page info
infoTypeModified modified-datemodified- date
dateFormatyyyy-MM-dd
typeFlat


Page info
infoTypeCurrent current-versioncurrent- version
prefixv.
typeFlat

REV03 REV02 - REV05

Page info
modified-usermodified-user

  • Revision 03 WIP

infoTypeModified by
typeFlat

  • Update Document Style

2023-12-13

v.7

REV03 REV02 - REV05

Waldemar Hanemann

  • Revision 03
2023-12-13
SC-PGM-(TE0741-005_SC0741-003_20231213.zip)

2018-08-29

v.4

2018-

08-29		 REV02 REV02,REV03

John Hartfiel

  • Revision 02 released
2018-08-29 (SC-PGM-TE0741-0203_SC0741-02_20180829.zip)

2028-03-08

v.2REV01 REV02,REV03John Hartfiel
  • Revision 01, release date 01 
2014-07-022017-06-07

v.1

REV01 REV02,REV03
Page info
created-usercreated-user

All

Page info
modified-users
modified-users



Legal Notices

Include Page
IN:Legal Notices
IN:Legal Notices



Scroll Only


HTML
<style>
.wiki-content .columnLayout .cell.aside {
width: 0%;
}</style>



HTML
<style>
.wiki-content .columnLayout .cell.aside {
width: 20%;
}</style>


Scroll pdf ignore


Custom_fix_page_content

Table of contents

Table of Contents
outlinetrue