Versions Compared

Old Version 37

changes.mady.by.user Martin Rohrmüller

Saved on

compared with

New Version Current

changes.mady.by.user Martin Rohrmüller

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Block Diagram


Figure 1: TEF0008 -01 block diagram.

Main Components


Figure 2: TEF0008 -01 FMC overview.


Table 1: TEF0008 -01 main components.

  1. MAX10 FPGA, U5
  2. Programmable low jitter clock generator Si5354A, U2
  3. Status LED (green), D1
  4. 3.3V to 1.8V DCDC converter, U6
  5. Quad SFP+ cage and connectors, J4-J7
  6. 1x6 pin header for JTAG programming of FPGA (3.3V), J3
  7. 1x3 pin header for I²C (1.8V), J1
  8. XTAL 54.0000 MHz (CX3225SB), Y1
  9. Oszillator 25.000000 MHz (SiT8008B), U1
  10. HPC FMC connector, J2
  11. 128KBit EEPROM, U4
  12. Testpoints Max10, TP7-TP9
  13. Testpoints JTAG, TP1-TP4
  14. Testpoints Power, TP5, TP6, TP10

...

Table 7: I2C slave device addresses.

On-board Peripherals

HTML
<!--
Components on the Module, like Flash, PLL, PHY...
  -->

MAX10 FPGA

The MAX10 FPGA (10M08SAU169C8G) is used as SFP control, level shifter and I2C MUX. For a detailed description see TEF0008 MAX10.

Programmable Clock Generator

There is a Silicon Labs I2C programmable clock generator on-board (Si5345A, U2) to generate reference clocks for the module. Programming can be done using I2C via PIN header J1. The I2C bus is also routed to the MAX10 FPGA.

...

IN0

...

Reference input clock.

...

IN2

...

-

...

IN3

...

A1

...

-

...

OUT0

...

CLKPLL2F

...

FPGA bank 2.

...

-

...

Not connected.

...

Output

...

 Table 8: Programmable clock generator inputs and outputs.

Oscillators

The module has following reference clock signals provided by on-board oscillators and external source from carrier board:

...

Table 9: Reference clock signals.

EEPROM

A Microchip 24LC128-I/LC serial EEPROM (U4) is provided for IPMI data. It is accessible via the LPC FMC connector (SCL C30, SDA C31).

On-board LED

...

HPC FMC Connector

The following table lists all on the FMC connector assigned net names.



ABCDEFGHJK
1GNDNetJ2_B1GNDPG_C2MGNDPG_M2CGND
GND
2SFPB_RD_PGNDSFPA_TD_PGND
GNDCLK1_PGND
GND
3SFPB_RD_NGNDSFPA_TD_NGND
GNDCLK1_NGND
GND
4GND
GNDGBTCLK0_PGND
GNDCLK0_PGNDCLK2_P
5GND
GNDGBTCLK0_NGND
GNDCLK0_NGNDCLK2_N
6SFPC_RD_PGNDSFPA_RD_PGND
GNDLA00_PGND
GND
7SFPC_RD_NGNDSFPA_RD_NGND

LA00_NLA02_P

8GND
GNDLA01_PGND
GNDLA02_NGND
9GND
GNDLA01_N
GNDLA03_PGND
GND
10SFPD_RD_PGNDLA06_PGND

LA03_NLA04_P

11SFPD_RD_NGNDLA06_NLA05_PGND
GNDLA04_NGND
12GND
GNDLA05_N
GNDLA08_PGND
GND
13GND
GNDGND

LA08_NLA07_P

14
GND
LA09_PGND
GNDLA07_NGND
15
GND
LA09_N
GND
GND
GND
16GND
GNDGND





17GND
GND
GND
GND
GND
18
GND


GND
GND
GND
19
GND
GND





20GNDGBTCLK1_PGND
GND
GND
GND
21GNDGBTCLK1_NGND

GND
GND
GND
22SFPB_TD_PGND
GND





23SFPB_TD_NGND

GND
GND
GND
24GND
GND

GND
GND
GND
25GND
GNDGND





26SFPC_TD_PGND

GND
GND
GND
27SFPC_TD_NGND


GND
GND
GND
28GND
GNDGND





29GND
GNDTCKGND
GND
GND
30SFPD_TD_PGNDFMC_SCLTDI
GND
GND
GND
31SFPD_TD_NGNDFMC_SDATDO





32GND
GND3P3VAUXGND
GND
GND
33GND
GNDTMS
GND
GND
GND
34
GNDGA0






35
GND12VGA1GND
GND
GND
36GND
GND3P3V
GND
GND
GND
37GND
12VGND





38
GNDGND3P3VGND
GND
GND
39
GND3P3VGNDVADJGNDVADJGND
GND
40GND
GND3P3VGNDVADJGNDVADJGND

Table 8: HPC FMC Connector pin assignment.


On-board Peripherals

HTML
<!--
Components on the Module, like Flash, PLL, PHY...
  -->


MAX10 FPGA

The MAX10 FPGA (10M08SAU169C8G) is used as SFP control, level shifter and I2C MUX. For a detailed description see TEF0008 MAX10.

Programmable Clock Generator

There is a Silicon Labs I2C programmable clock generator on-board (Si5345A, U2) to generate reference clocks for the module. Programming can be done using I2C via PIN header J1. The I2C bus is also routed to the MAX10 FPGA.

Si5345A Pin
Signal Name / Description
Connected ToDirectionNoteDefault

IN0

Reference input clock.

U1Input25.000000 MHz oscillator, Si8208AI
IN1-Not connected.InputNot used.

IN2

-

Not connected.InputNot used.

IN3

CLK2J2-K4/K5InputHPC FMC configured as C2M clock.

A1

-

GNDInputI2C slave device address LSB.
XAXB-Y1Input54.0000 MHz XTAL CX3225SB

OUT0

CLKPLL2F

U5-H6/G5Output

FPGA bank 2.

25MHz
OUT1-Not connected.OutputNot used.---
OUT2GBTCLK1J2-B20/B21OutputM2C via HPC FMC.125MHz
OUT3-Not connected.OutputNot used.---
OUT4-Not connected.OutputNot used.---
OUT5-Not connected.OutputNot used.---
OUT6

-

Not connected.

Output

Not used.---
OUT7GBTCLK0J2-D4/D5OutputM2C via HPC FMC.156.25MHz
OUT8CLK0J2-H4/H5OutputM2C via HPC FMC.156.25MHz
OUT9CLK1J2-G2/G3OutputM2C via HPC FMC.125MHz

 Table 9: Programmable clock generator inputs and outputs.

Oscillators

The module has following reference clock signals provided by on-board oscillators and external source from carrier board:

Clock SourceSchematic NameFrequencyClock Destination
SiTime SiT8008AI oscillator, U1-25.000000 MHzU2-63/64
Carrier board via HPC FMC J2-K4/K5CLK2Defined by carrier.U2-61/62

Table 10: Reference clock signals.

EEPROM

A Microchip 24LC128-I/LC serial EEPROM (U4) is provided for IPMI data. It is accessible via the LPC FMC connector (SCL C30, SDA C31).

On-board LED

LED ColorConnected toDescription and Notes
D1Green U5-C2 (bank 1A)Depending on FPGA design. With the shipped FPGA design it is on, if at least one SFP is connected.

Table 11: On-board LED.

Power and Power-On Sequence

HTML
<!--
If power sequencing and distribution is not so much, you can join both sub sections together
  -->

Power Consumption

The maximum power consumption of a module depends on the design running on the FPGA.



3P3VTBD*
VADJ (at 1.8V)TBD*

3P3VAUX

TBD*

Table 12: Typical power consumption.

 * TBD - To Be Determined with reference design setup.

Power Distribution Dependencies


Image Added

Figure 3: Module power distribution diagram.

Power Rails

Power Rail Name

HPC FMC Connector (J2)

Direction

Notes
3P3VD36, D38, D40, C39InputSupply voltage from carrier board.
1.8V-OutputModule on-board 1.8V voltage supply (Max 1A).

3P3VAUX

D32InputSupply voltage from carrier board.

VADJ

H40, G39, F40, E39InputSupply voltage from carrier board.
12VC35, C37InputNot used supply voltage from carrier board.

Table 13: Module power rails.

Bank Voltages

Bank

Schematic Name

Voltage

Voltage Range

1A3P3V

3.3V

-
1B3P3V3.3V-
21.8V1.8V-
3VADJCarrier supplied1.2V - 3.3V
53P3V3.3V-
63P3V3.3V-
83P3V3.3V-

Table 14: Module PL I/O bank voltages.


Variants Currently In Production

 Module VariantFPGA

Operating Temperature

Temperature Range
 TE0008-0210M08SAU169C8G0°C to +85°CExtended

Table 15: Module variants.

Technical Specifications

Absolute Maximum Ratings

Parameter

MinMax

Units

Reference Document

Storage temperature

-40

85

°C

-

Table 16: Module absolute maximum ratings.

Operating Temperature Ranges

Extended grade: 0°C to +85°C.

Physical Dimensions

  • Module size: 69 mm × 84 mm, SFP+ conector excluded (+ 5.5 mm). See Vita 57.1 standard.

  • PCB thickness: 1.6 mm.

  • Highest part on PCB top is 9.5 mm (SFP+ cage, excluded front plate),  bottom 1.4 mm (MAX10 FPGA). Please download the step model for exact numbers.

All dimensions are given in millimeters.

Image Added

Figure 4: Module physical dimensions drawing

Note

Mounting holes near the front pannel are not implemented due to physical restrictions caused by the SFP cage. The dimensions exceed in some area the by Vita 57.1 standard defined dimensions. In the middle region of the card the cage is higher than the specified max high for this area. Check carefully if the carrier card uses this space for other components conflicting mechanical.  The bottom side is at the high limit.

Revision History

Hardware Revision History

DateRevision

Notes

PCNDocumentation Link
2018-06-0602First production release

-

01

Prototypes



Table 17: Module hardware revision history.


Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Image Added

Figure 5: Module hardware revision number.

Document Change History

HTML
<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->


Date

Revision

Contributors

Description

Page info
infoTypeModified date
dateFormatyyyy-MM-dd
typeFlat

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse

Page info
infoTypeModified by
typeFlat
showVersionsfalse

  • add default CLK values also to SI section
  • changes on document change history style
2018-08-24v.38Martin Rohrmüller

  • Updated Table 15 and 17 to Rev02.

  • Added FMC connector pin assignment (Table 8).

2018-06-15


v.32


Martin Rohrmüller

  • Initial document.
---

all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • ---

Table 18

Table 10: On-board LED.

Power and Power-On Sequence

HTML
<!--
If power sequencing and distribution is not so much, you can join both sub sections together
  -->

Power Consumption

The maximum power consumption of a module depends on the design running on the FPGA.

...

3P3VAUX

...

TBD*

Table 11: Typical power consumption.

 * TBD - To Be Determined with reference design setup.

Power Distribution Dependencies

Image Removed

Figure 3: Module power distribution diagram.

Power Rails

...

Power Rail Name

...

HPC FMC Connector (J2)

...

Direction

...

3P3VAUX

...

VADJ

...

Table 12: Module power rails.

Bank Voltages

...

Bank

...

Voltage

...

Voltage Range

...

3.3V

...

Table 13: Module PL I/O bank voltages.

Variants Currently In Production

...

Operating Temperature

...

Table 14: Module variants.

Technical Specifications

Absolute Maximum Ratings

...

Parameter

...

Units

...

Reference Document

...

Storage temperature

...

-40

...

°C

...

Table 15: Module absolute maximum ratings.

Operating Temperature Ranges

Extended grade: 0°C to +85°C.

Physical Dimensions

  • Module size: 69 mm × 84 mm, SFP+ conector excluded (+ 5.5 mm). See Vita 57.1 standard.

  • PCB thickness: 1.6 mm.

  • Highest part on PCB top is 9.5 mm (SFP+ cage, excluded front plate),  bottom 1.4 mm (MAX10 FPGA). Please download the step model for exact numbers.

All dimensions are given in millimeters.

Image Removed

Figure 4: Module physical dimensions drawing

Note

Mounting holes near the front pannel are not implemented due to physical restrictions caused by the SFP cage. The dimensions exceed in some area the by Vita 57.1 standard defined dimensions. In the middle region of the card the cage is higher than the specified max high for this area. Check carefully if the carrier card uses this space for other components conflicting mechanical.  The bottom side is at the high limit.

Revision History

Hardware Revision History

...

Notes

...

01

Table 16: Module hardware revision history.

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Image Removed

Figure 5: Module hardware revision number.

Document Change History

HTML
<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->

...

Date

...

Revision

...

Contributors

...

Description

...

Martin Rohrmüller

...

Initial document.

...

all

...

Jan Kumann, John Hartfiel

Table 17: Document change history.

...