Page History
...
| draw.io Diagram | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| draw.io Diagram | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| draw.io Diagram | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| HTML |
|---|
<!-- Template Revision 1.66 (HTML comments will be not displayed in the document, no need to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date). --> |
...
Additional assembly options are available for cost or performance optimization upon request.
Block Diagram
Put your block diagram here...
Figure 1: TE0xxx-xx block diagram.draw.io Diagram
Main Components
Put top and bottom pics with labels of the real PCB here...
...
For the boot process prior to powering up the board settings must be done via DIP-Switch S3-3 and S3-4. Four boot modes can be selected:
| S3-3 (SC_SW1) | S3-4 (SC_SW2) | MIO Location | Description | Notes |
|---|---|---|---|---|
| OFF | OFF | MIO[43:38] | SD1 Boot Mode (SD-Card on J11) | Supports SD 2.0. |
| OFF | ON | MIO[29:26] | PJTAG0 | PS JTAG connection 0 option. |
| ON | OFF | MIO[12:0] | QSPI32 | 32-bit addressing, configured with dual on-board QSPI Flash Memory. |
| ON | ON | - | JTAG | Dedicated PS interface. |
Table 2: Available boot modes of the on-board Zynq MPSoC
...
Overview
Content Tools