Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

ICInterfaceSignal Schematic NamesConnected toNote
USB3 Hub U4

USB3 Upstream MGT lane

B505_TX1_P,
B505_TX1_N

B505_RX1_P,
B505_RX1_N

PS GTR bank 505

Pins:
PS_MGTRTXP1_505, Y29,
PS_MGTRTXN1_505, Y30

PS_MGTRRXP1_505, AA31,
PS_MGTRTXN1_505, AA32

-
USB2 Uptream data LVDS pairUSB0_D_P,
USB0_D_N

USB2 PHY U15

Pins: 18,19

-
USB3 Downstream lane

USB3_RXDN1_D_P,
USB3_RXDN1_D_N

USB3_TXDN1_D_P,
USB3_TXDN1_D_N

USB3_RXDN2_D_P,
USB3_RXDN2_D_N

USB3_TXDN2_D_P,
USB3_TXDN2_D_N

2-port USB3 A / RJ-45 connector
(stacked) J13

-
USB2 Downstream LVDS pair

USB2_DN1_D_P,
USB2_DN1_D_N

USB2_DN2_D_P,
USB2_DN2_D_N

2-port USB3 A / RJ-45 connector
(stacked) J13

-
I²CUSBH_SDA,
USBH_SCL

Configuration EEPROM U5,

8-channel I²C-switch U37

EEPROM U5 is configuration and
parameter memory of USB3 hub U4

Control LinesUSBH_MODE0,
USBH_MODE1,
USBH_RST

SC CPLD U27, bank 2

Pins: Y17, Y16, Y15

-
USB2 PHY U15

USB2 ULPI

USB0_STP,
USB0_NXT,
USB0_DIR,
USB0_CLK,
USB0_DATA0 ... USB0_DATA7

PS bank 502

Pins: MIO52 ... MIO63

-

USB2 data LVDS pair

USB0_D_P,
USB0_D_N

USB3 Hub U4

Pins: 71,72

-
Control Lines

USB0_RST

SC CPLD U27, bank 4

Pin: M2

-

...

ConnectorInterface

Signal Schematic Name

Connected toFPGA DirectionDescriptionLogicNotes

M.2-NGFF

PCIe Socket

U2

MGT Lane

B505_TX0_P,
B505_TX0_N

B505_RX0_P,
B505_RX0_N

PS GTR bank 505

Pins:
PS_MGTRTXP0_505, AB29,
PS_MGTRTXN0_505, AB30

PS_MGTRRXP0_505, AB33,
PS_MGTRTXN0_505, AB34

BiDirMulti gigabit highspeed
data lane
--
Clock InputSSD_RCLK_P,
SSD_RCLK_N
Quad programmable PLL clock
generator U12, CLK0
-Reference clock signal--
Control Lines

SSD1_LED

SC CPLD U27, bank 2, pin AA13OutputLED OutputHigh active-
SSD1_SLEEPSC CPLD U27, bank 2, pin AA12InputPCIe SleepLow active
SSD1_PERSTNSC CPLD U27, bank 2, pin AA11InputPCIe nRSTLow active-
SSD1_WAKESC CPLD U27, bank 2, pin AB11OutputPCIe WakeHigh active-
SSD1_CLKRQconnect to GNDBiDirPCIe Clock RequestLow active-

Table 38: SSD signals and interfaces

DisplayPort Interface

DDR4 Memory Socket

CAN Interface

...

interfaces

DisplayPort Interface


draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameDisplayPort Interface
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth492
revision4

DDR4 Memory Socket


draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameDDR4 Memory Socket
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth535
revision6

CAN Interface

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameCAN Interface
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth378
revision3

SD Card Interface

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameSD-Card Interface
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth508
revision2

Describe SD Card interface  shortly here if the module has one...

...

Table x: SD Card interface signals and connections.

...

4-Wire PWM FAN Connectors

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramName4-Wire PWM

...

Fan Connectors
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth508
revision3


PLL Clock Interfaces

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNamePLL Clock Interfaces
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth508
revision1

...


On-board Peripherals

HTML
<!--
Components on the Module, like Flash, PLL, PHY...
  -->

...

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNamePower Dependencies PS_PL
simpleViewerfalse
diagramWidth693
revision1011


Warning
To avoid any damage to the module, check for stabilized on-board voltages should be carried out(i.e. power good and enable signals) before powering up any SoC's I/O bank voltages VCCO_x. All I/Os should be tri-stated during power-on sequence.

...

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNamePower-Up Sequence
simpleViewerfalse
diagramWidth784
revision3031

Figure : Module power-on diagram.

...