Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

FMC
InterfacesI/O Signal CountLVDS-pairs countConnected toVCCO bank VoltageNotes

J10

(FMC A)





I/O126Bank 44 HDFMCAF_1V8-
4628SC CPLD U27 Bank 1FMCAF_1V8-
I²C2-I²C-Switch U37-Muxed to MIO Bank 501 I²C Inteface
JTAG4-SC CPLD U27 Bank 23.3VSB-
MGT-8 (4 x RX/TX)Bank 128 GTH-4x MGT lanes
Clock Input-1Bank 128 GTH-1x Reference clock input to MGT bank
Control Signals3-SC CPLD U27 Bank 03.3VSB

'FMCA_PG_C2M', 'FMCA_PG_M2C', 'FMCA_PRSNT'

Table 3: FMC A connector interfaces

...

Scroll Title
anchorFigure X
titleFigure X: I/O's connecting Zynq MPSoC and SC CPLD

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramNameZynq MPSoC CPLD connections
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth641
revision610

For detailed information about the current function of the MIO-pin in conjunction with the SC CPLD, the internal signal assignment and implemented logic, refer to the Wiki reference page of the SC CPLD firmware of this board or into the bitstream file of the SC CPLD.

The PS_1V8 and VCCINT_0V85 voltage levels are monitored by the voltage monitor circuit U89, which generates the POR_B signal to reset the board if voltage failure occurs. A manual resetis also possible by driving the pin 'MR' on SC CPLD, bank 4, pin L7 to GND. Refer to documentation of the SC CPLD firmware for detailed information to reset the board manually.

HTML
<!--
Put in link to the Wiki reference page of the firmware of the SC CPLD.
  -->

...

MIOSignal NameU24 Pin
MIOSignal NameU25 Pin
MIOSignal NameU25 U26 Pin
0SPI Flash CLKB2
7SPI Flash CS
C2
13MMC D0H3
1SPI Flash IO1
D2
8SPI Flash IO0
D3
14MMC D1H4
2SPI Flash IO2
C4
9SPI Flash IO1
D2
15MMC D2H5
3SPI Flash IO3D4
10SPI Flash IO2
C4
16MMC D3J2
4SPI Flash IO0
D3
11SPI Flash IO3D4
17MMC D4J3
5SPI Flash CS
C2
12SPI Flash CLK
B2
18MMC D5J4








19MMC D6J5








20MMC D7J6








21MMC CMDW5








22MMC CLKRW6








23MMC RSTU5

...