Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_14
titleFigure 14: PLL clock interface

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramNamePLL clock interfaces diagram formatted
simpleViewerfalse
width
linksauto
tbstylehidden
lboxtrue
diagramWidth641
revision13


ConnectorSignal Schematic NameConnected toNotes

Pin Header

J22

  • PLL_SCL
clock generator U17, pin 16PS_1V8 VCCIO

  • PLL_SDA
clock generator U17, pin 18

SMA Coax

J25

  • CLK_PLL_IN
clock generator U17, pin 1-

...

Info

The PLL clock generator U17 can be reseted resetted by the low active pin 'PLL_RST' connected to SC CPLD U27, bank 4, pin L4.

The on-board header J22 provides the possibility to program the clock generator U17 via I²C bus (1.8V reference voltage).

On-board LEDs

The TEB0911 board is equipped with several LEDs to signal current states and activities.

...

Absolute Maximum Ratings

Parameter

MinMax

Units

Reference Document

Notes

VIN supply voltage

-0.328

V

TEB0911 Schematic REV03-

Storage temperature

°C

-

Table 63: Module absolute maximum ratings

Note
Assembly variants for higher storage temperature range are available on request.

Recommended Operating Conditions

...

VBATT-0.36VTPS780180300 data sheet1.8V typical output
PS GTR receiver input-0.51.1VXilinx DS925 data sheet-
MGT reference clock input-0.51.3VXilinx DS925 data sheetsupplied from FMC connectors
GTH transcever input voltage-0.51.2VXilinx DS925 data sheet-
PL I/O input voltage (HP / HD bank)-0.55VCCO + 0.55VXilinx DS925 data sheetPL bank VCCO voltages are fixed at 1.8V
PS I/O input voltage-0.5VCCO + 0.55VXilinx DS925 data sheetsee section 'bank voltages' for PS bank VCCO
SC CPLD U27 I/O input voltage-0.53.75VLattice MachXO2 familiy data sheet-
PLL clock generator input-0.853.8VSi5345/44/42 Rev D Data Sheetsupplied through SMA coax J25

Storage temperature

-20

60

°C

TVS Diode Array 82402374 data sheet-

Table 63: Module absolute maximum ratings


Note
Assembly variants for higher storage temperature range are available on request.

Recommended Operating Conditions

ParameterMinMaxUnitsReference DocumentNotes
VIN supply voltage2225VSchematic REV0324V nominal
VBATT2.25.5VTPS780180300 data sheetsupplied by 3.0V CR1220 battery
PL I/O input voltage (HP / HD bank)-0.2VCCO + 0.2VXilinx DS925 data sheetPL bank VCCO voltages are fixed at 1.8V
PS I/O input voltage-0.2VCCO + 0.2VXilinx DS925 data sheetsee section 'bank voltages' for PS bank VCCO
SC CPLD U27 I/O input voltage-0.33.6VLattice MachXO2 familiy data sheet-
SC CPLD U27 differential I/O input voltage02.605VLattice MachXO2 familiy data sheet-
PLL clock generator input-0.23.0VSi5345/44/42 Rev D Data Sheet-
Operating temperature060°CF455B / Xilinx DS925 data sheet-

Table 64: Module recommended operating conditions


Note
Please check Xilinx datasheet ...

...

Table 64: Module recommended operating conditions

Note
Please check Xilinx datasheet ... for complete list of absolute maximum and recommended operating ratings.

Operating Temperature Ranges

Commercial grade: 0°C to +70°C.

Extended grade: 0°C to +85°C.

Industrial grade: -40°C to +85°C.

Module operating temperature range depends also on customer design and cooling solution. Please contact us for optionsThe TEB0911 board is capable to be operated at an operational temperatur range of 0 °C ... 85 °C without FMC cooling fans M1 ... M6 and NGFF M.2 PCIe socket U2, which limit the temperatur range.

Physical Dimensions

  • Module size: ... mm × ... mm.  Please download the assembly diagram for exact numbers.

  • Mating height with standard connectors: ... mm.

  • PCB thickness: ... mm.

  • Highest part on PCB: approx. ... mm. Please download the step model for exact numbers.

...