Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Storage device name

Content

Notes

Max10 FPGA 10M08SAU169C8G

ProgrammedU5. Level shifter and controlller functions.

Clock generator

Si5345A-B-GM

Programmed

U2. OUT0 25MHz, OUT2 125MHz, OUT7 156.25 MHz, OUT8 156.25MHz, OUT9 125MHz.

EEPROM

24LC128-I/ST

emptyU4, IPMI and VITA57.1 compatible.

Table 21: Initial delivery state of programmable devices on the module.

...

BankTypeB2B ConnectorI/O Signal CountBank VoltageNotes
3GPI/OsJ220 I/OsVADJSupplied by the carrier board.

Table 32: General overview of I/O signals connected to the B2B connectors.

...

LaneSFP+Signal NameHPC FMC Pin
0J4
  • SFPA_RD_P
  • SFPA_RD_N
  • SFPA_TD_P
  • SFPA_TD_N
  • J2-C6
  • J2-C7
  • J2-C2
  • J2-C3
1J5
  • SFPB_RD_P
  • SFPB_RD_N
  • SFPB_TD_P
  • SFPB_TD_N
  • J2-A2
  • J2-A3
  • J2-A22
  • J2-A23
2J6
  • SFPC_RD_P
  • SFPC_RD_N
  • SFPC_TD_P
  • SFPC_TD_N
  • J2-A6
  • J2-A7
  • J2-A26
  • J2-A27
3J7
  • SFPD_RD_P
  • SFPD_RD_N
  • SFPD_TD_P
  • SFPD_TD_N
  • J2-A10
  • J2-A11
  • J2-A30
  • J2-A31

Table 43: MGT lanes.

Below are listed MGT banks reference clock sources.

Clock signalSourceHPC FMC PinNotes
GBTCLK0_PU2-51J2-D4, GBTCLK0_M2C_POn-board Si5345A.
GBTCLK0_NU2-50J2-D5, GBTCLK0_M2C_NOn-board Si5345A.
GBTCLK1_PU2-31J2-B20, GBTCLK1_M2C_POn-board Si5345A.
GBTCLK1_NU2-30J2-B21, GBTCLK1_M2C_NOn-board Si5345A.

Table 54: MGT reference clock sources.

...

Signal Schematic NameFPGA DirectionDescriptionLogic
SFPx_TX_DISABLEOutputSFP Enabled / DisabledLow active
SFPx_LOSInputLoss of receiver signalHigh active
SFPx_RS0OutputFull RX bandwidthLow active
SFPx_RS1OutputReduced RX bandwidthLow active
SFPx_M-DEF0InputModule present / not presentLow active
SFPx_TX_FAULTInputFault / Normal OperationHigh active
SFPx_SDABiDir2-wire Serial Interface Data-
SFPx_SCLOutput (BiDir)2-wire Serial Interface Clock-

Table 5: Overview of SFP control Signals.


Note

Up to 100kHz the modules operate without clock streching. Therfore SCL can be implemented as driven by Master only.

...

DateRevision

Notes

PCNDocumentation Link
-

01




Table 1716: Module hardware revision history.

...

Date

Revision

Contributors

Description

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Author NameWhat changed?

2018-05-30


v.1


Martin Rohrmüller

Initial document.


all

Jan Kumann, John Hartfiel


Table 1817: Document change history.

...