Page History
...
Scroll Title | ||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||
|
Main Components
Scroll Title | ||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||
|
- Xilinx Zynq-7000 SoC, U1
- 4Gbit DDR3L SDRAM, U19
- 4Gbit DDR3L SDRAM, U10
- 4Gbit DDR3L SDRAM, U8
- 4Gbit DDR3L SDRAM, U9
- 4Gbit DDR3L SDRAM, U14
- 4Gbit DDR3L SDRAM, U12
- SI5338A programmable quad PLL clock generator, U2
- SiTime SiT8008 25.000000 MHz oscillator, U3
- Lattice Semiconductor MachXO2 4000HC CPLD, U32
- Microchip 128Kbit I²C EEPROM, U26
- Microchip 2Kbit I²C MAC EEPROM, U22
- TPS780180300 LDO @1.8V backup battery voltage, U21
- TCA9406DCUR I²C voltage level shifter, U25
- Intersil ISL12020MIRZ Real Time Clock, U17
- Microchip USB3320C USB PHY transceiver, U4
- SiTime SiT8008 52.000000 MHz oscillator, U7
- 74AVCH4T245 voltage level tranlator, U30
- TPS74801RGW LDO @1.5V, U23
- 32 MByte QSPI Flash memory, U38
- LT quad 4A PowerSoC DC-DC converter (@1.0V), U13
- LT quad 4A PowerSoC DC-DC converter (@3.3V, @1,8V, @1.2V_MGT, @1.0V_MGT), U16
- TPS74801RGW LDO @1.5V_PL, U20
- Samtec ASP-122952-01 160-pin stacking strip (2 rows a 80 positions), J2
- Samtec ASP-122952-01 160-pin stacking strip (2 rows a 80 positions), J3
- Samtec ASP-122952-01 160-pin stacking strip (2 rows a 80 positions), J1
- Micron Technology 4 GByte eMMC, U28
- Marvell Alaska 88E1512 Gigabit Ethernet PHY, U18
- Texas Instruments TXS02612RTWR SDIO Port Expander, U29
- SiTime SiT8008 25.000000 MHz oscillator, U11
- DSC1123CI2 Low-Jitter Precision LVDS Oscillator, U31
- SiTime SiT8008 33.333333 MHz oscillator, U33
- TPS799 LDO @1.8V_MGT, U5
- TPS799 LDO @VCCAUX_IO (1.8V), U35
...
Storage device name | Content | Notes | |||
---|---|---|---|---|---|
24LC128-I/ST EEPROM | not programmed | User content | |||
24AA025E48 EEPROM's | User content not programmed | Valid MAC Address from manufacturer | |||
Si5338A OTP Area | not programmed | - | |||
eMMC Flash Memory | Empty, not programmed | Except serial number programmed by flash vendor | |||
SPI Flash OTP Area | Empty, not programmed | Except serial number programmed by flash vendor | |||
SPI Flash Quad Enable bit | Programmed | - | |||
SPI Flash main array | demo design | - | HyperFlash Memory | not programmed | - |
eFUSE USER | Not programmed | - | |||
eFUSE Security | Not programmed | - |
Table 1: Initial delivery state of programmable devices on the module
Boot Process
4 6 of the 7 boot mode strapping pins (MIO2 ... MIO8) of the Xilinx Zynq-7000 SoC device are hardware programmed on the board, 3 1 of them are is set be by the SC CPLD firmware. They The boot strapping pins are evaluated by the Zynq device soon after the 'PS_POR' signal is deasserted to begin the boot process (see section "Boot Mode Pin Settings" of Xilinx manual UG585).
The TE0783 board is programmed in boot mode is selected by the pin 'CPLD_GPIO3' of the SC CPLD firmware to boot initially , which is connected to B2B pin J2-16 to either from the on-board QSPI Flash memory U38 or SD IO interface. See section Bootmode in the TE0783 SC CPLD reference Wiki page.
...
Bank | Type | B2B Connector | I/O Signal Count | Differential | Voltage | Notes |
---|---|---|---|---|---|---|
9 | HR | J2 | 2 | 1 | 3.3V | fixed bank voltage to 3.3V |
10 | HR | J3 | 44 | 22 | User | Max voltage 3.3V |
11 | HR | J3 | 40 | 20 | User | Max voltage 3.3V |
12 | HR | J2 | 40 | 20 | User | Max voltage 3.3V |
13 | HR | J2 | 40 | 20 | User | Max voltage 3.3V |
33 | HP | J1 | 48 | 23 | User | Max voltage 1.8V |
34 | HP | J1 | 42 | 20 | User | Max voltage 1.8V |
Table 2: General overview Table 2: General overview of board to board I/O signals
...
Bank | Type | Lane | Signal Name | B2B Pin | FPGA Pin |
---|---|---|---|---|---|
109 | GTX | 0 |
|
|
|
1 |
|
|
| ||
2 |
|
|
| ||
3 |
|
|
| ||
110 | GTX | 0 |
|
|
|
1 |
|
|
| ||
2 |
|
|
| ||
3 |
|
|
| ||
111 | GTX | 0 |
|
|
|
1 |
|
|
| ||
2 |
|
|
| ||
3 |
|
|
| ||
112 | GTX | 0 |
|
|
|
1 |
|
|
| ||
2 |
|
|
| ||
3 |
|
|
|
...
There are 2 clock sources for the GTX transceivers. MGT_CLK1, MGT_CLK2, MGT_CLK4 and MGT_CLK4 CLK7 are connected directly to B2B connector J3 and J1, so the clock can be provided by the carrier board. Clocks MGT_CLK0, MGT_CLK3, MGT_CLK5 and MGT_CLK6 are provided by the on-board clock generator (U2). As there are no capacitive coupling of the data and clock lines that are connected to the connectors, these may be required on the user’s PCB depending on the application.
Bank | Type | Clock signal | Source | FPGA Pin | Notes |
---|---|---|---|---|---|
109 | GTX | MGT_CLK3_P | U2, CLK3A | MGTREFCLK1P_109, AF10 | Supplied by on-board Si5338A |
MGT_CLK3_N | U2, CLK3B | MGTREFCLK1N_109, AF9 | |||
MGT_CLK2_P | J3-38 | MGTREFCLK0P_109, AD10 | Supplied by B2B connector J3 | ||
MGT_CLK2_N | J3-40 | MGTREFCLK0N_109, AD9 | |||
110 | GTX | MGT_CLK0_P | U2, CLK2A | MGTREFCLK0P_110, AA8 | Supplied by on-board Si5338A |
MGT_CLK0_N | U2, CLK2B | MGTREFCLK0N_110, AA7 | |||
MGT_CLK1_N | J3-39 | MGTREFCLK1P_110, AC8 | Supplied by B2B connector J3 | ||
MGT_CLK1_P | J3-37 | MGTREFCLK1N_110, AA7 | |||
111 | GTX | MGT_CLK4_N | J1-40 | MGTREFCLK0P_111, U8 | Supplied by B2B connector J1 |
MGT_CLK4_P | J1-38 | MGTREFCLK0N_111, U7 | |||
MGT_CLK5_P | U2, CLK1A | MGTREFCLK1P_111, W8 | Supplied by on-board Si5338A | ||
MGT_CLK5_N | U2, CLK1B | MGTREFCLK1N_111, W7 | |||
112 | GTX | MGT_CLK6_P | U2, CLK0A | MGTREFCLK0P_112, N8 | Supplied by on-board Si5338A |
MGT_CLK6_N | U2, CLK0B | MGTREFCLK0N_112, N7 | |||
MGT_CLK7_P | J1-37 | MGTREFCLK1P_112, R8 | Supplied by B2B connector J1 | ||
MGT_CLK7_N | J1-39 | MGTREFCLK1N_112, R7 |
Table 4: MGT reference clock sources
...
Pin Name | Direction | Function | Default Configuration | |||
---|---|---|---|---|---|---|
EXT_IO1 ... EXT_IO40 | in / out | user GPIO on B2B | see current CPLD firmware | |||
BOOTMODE | in | in | signal forwarded to MIO9 and currently used as UART RX line | |||
CONFIGX | in | out | signal forwarded to MIO8 and currently used as UART TX line | |||
RESINNRST_IN | in | nRESET input | external Board Reset | |||
M_TDO | out | CPLD JTAG interface | - | |||
M_TDI | in | |||||
M_TCK | in | |||||
M_TMS | in | |||||
JTAGENB | in | enable JTAG | pull high for programming SC CPLD firmware | I2C_SCL | in / out | I²C data line | I²C bus of board
I2C_SDA | in | I²C clock | ||||
CPLD_IO | in / out | user GPIO | currently not used | |||
ETH1_RESET | out | reset GbE PHY U18 | see current SC CPLD firmware | |||
OTG-RST | out | reset USB2 PHYs U4 and U8 | see current SC CPLD firmware | |||
RTC_INTDONE | in | interrupt | interrupt from RTC | Zynq control signal | PL configuration completed | |
PROG_BPS_SRST | out | Zynq controlPL configuration reset signal | reset PS of Zynq-7000 SoC | |||
DONE | in | PL configuration completed | ||||
PROG_B | out | PL configuration reset signal | ||||
INIT | in | Low active FPGA initialization pin or configuration error signal | ||||
PS_PS_POR | out | PS power-on reset | ||||
BM0BM2/MIO5MIO4 | out | Bootmode | Pins||||
BM2/MIO4 | out | |||||
BM3/MIO2 | out | |||||
Pin: SD or QSPI | ||||||
MIO14 | MIO8 | in | user MIO pins | currently used as UART interface | ||
MIO9MIO15 | out | |||||
MMC_RSTLED2 | outReset MMC Flash | Red LED D1 status signal | see current SC CPLD firmware | |||
ETH1-RESET33 | in | reset GbE PHY U18 | reset signal from Zynq-7000 level shifted to 1.8V | |||
OTG-RST33 | in | reset USB2 PHYs | reset signal from Zynq-7000 level shifted to 1.8V | |||
LED1 ... LED2 | out | LED status signal | see current CPLD firmware | |||
CPLD_GPIO0 ... CPLD_GPIO3 | in / out | user GPIO on B2B | CPLD_GPIO3 used for Boot Mode | |||
FPGA_CPLD1 ... FPGA_CPLD4CPLD_GPIO0 ... CPLD_GPIO5 | in /out | user GPIO to FPGA bank 9 | see current SC CPLD firmwarecurrently not used | |||
EN_1V | out | Power control | enable signal DCDC U13 '1V' | |||
PG_1VALL | in | power good signal DCDC U13 '1V' | ||||
EN_1.0V_MGT | out | enable signal DCDC U16 '1.0V_MGT' | ||||
PG_1.0V_MGT | in | power good signal DCDC U16 '1.0V_MGT' | ||||
EN_1.2V_MGT | out | enable signal DCDC U16 '1.2V_MGT' | ||||
PG_1.2V_MGT | in | power good DCDC U16 '1.2V_MGT' | ||||
EN_1.8V | out | enable signal DCDC U16 '1.8V' | ||||
PG_1.8V | in | power good signal DCDC U16 '1.8V' | ||||
EN_3.3V | out | enable signal DCDC U16 '3.3V' | ||||
PG_3.3V | in | power good signal DCDC U16 '3.3V' | ||||
PG_1V5 | in | power good signal DCDC U23 '1.5V' |
Table 7: System Controller CPLD special purpose pins.
See also TE0783 CPLD reference Wiki page.
Default PS MIO Mapping
all voltages powered up properly → Green LED D2 lights up. |
Table 7: System Controller CPLD special purpose pins.
See also TE0783 CPLD reference Wiki page.
Default PS MIO Mapping
MIO | Function | Connected to | ||
---|---|---|---|---|
0 | USB2 PHY Reset | voltage level translator U30 → USB2 PHY U4 | ||
1 | QSPI0 | SPI Flash-CS | ||
2 | QSPI0 | SPI Flash-DQ0 | ||
3 | QSPI0 | SPI Flash-DQ1 | ||
4 | QSPI0 | SPI Flash-DQ2 | ||
5 | QSPI0 | SPI Flash-DQ3 | ||
6 | QSPI0 | SPI Flash-SCK | ||
7 | GbE PHY Reset | voltage level translator U30 → GbE PHY U18 | ||
8 | not used | 3.3V pull-up for bootmode pin strapping | ||
9 | not connected | - | ||
10 | SCL | I²C clock line | ||
11 | SDA | I²C data line | ||
12 | - | availabe on B2B pin J-22 | ||
13 | - | availabe on B2B pin J-26 | ||
14 | UART RX | input, | ||
MIO | Function | Connected to | ||
0 | USB2 PHYs Reset | SC CPLD (used as level translator) | ||
1 | QSPI0 | SPI Flash-CS | ||
2 | QSPI0 | SPI Flash-DQ0 | ||
3 | QSPI0 | SPI Flash-DQ1 | ||
4 | QSPI0 | SPI Flash-DQ2 | ||
5 | QSPI0 | SPI Flash-DQ3 | ||
6 | QSPI0 | SPI Flash-SCK | ||
7 | Ethernet PHY1 Reset | SC CPLD (used level translator) | ||
8 | UART TX | output, muxed to B2B by the SC CPLD | ||
915 | UART RXTX | inputoutput, muxed to B2B by the SC CPLD | ||
10 | SDIO1 D0 | eMMC DAT0 | ||
11 | SDIO1 CMD | eMMC CMD | ||
12 | SDIO1 CLK | eMMC CLK | ||
13 | SDIO1 D1 | eMMC DAT1 | ||
14 | SDIO1 D2 | eMMC DAT2 | ||
15 | SDIO1 D3 | eMMC DAT3 | ||
16..27 | ETH0 | Ethernet RGMII PHY | ||
28..39 | USB0 | USB0 ULPI PHY | ||
40...5145 | USB1 | USB1 ULPI PHY | SD IO | available on B2B connector J2 with 3.3V VCCIO |
46...51 | eMMC | connected to on board eMMC Flash memory U28 | ||
52 | 52 | ETH0 MDC | - | |
53 | ETH0 MDIO | - |
Table 8: Zynq PS MIO mapping
...
The TE0783 is equipped with two one Marvell Alaska 88E1512 Gigabit Ethernet PHYs (U18 (ETH1) and U20 (ETH2)). The transceiver PHY of ETH1 is connected to the Zynq PS Ethernet GEM0. The I/O Voltage is fixed at 1.8V for HSTL signaling. The reference clock input for both of the PHYs is supplied from an on board 25MHz oscillator (U11), the 125MHz output clock of both PHYs are connected to Zynq's PL bank 35.
ETH1 GbE PHY connection:
PHY PIN | Zynq PS / PL | System Controller CPLD | Notes | |
---|---|---|---|---|
MDC/MDIO | MIO52, MIO53 | - | - | |
LED0 | Bank 359, Pin B12AC18 | - | - | |
LED1 | Bank 359, Pin C12AC19 | - | - | |
InterruptBank 35, Pin A15 | - | - | not connected | |
CLK125 | - | - | 125 MHz clock output not connected | |
CONFIG | Bank 35, Pin F14- | - | When pin connected to GND, PHY Address is strapped to 0x00 by default | |
RESETn | MIO7 | - | Pin 53 | ETH1_RESET33 (MIO7) -> SC CPLD -> → voltage level translator U30 → ETH1_RESET |
RGMII | MIO16..MIO27 | - | ||
MDI | - | - | on B2B J2 connector |
Table 9: General overview of the Gigabit Ethernet1 PHY signals
USB Interface
The TE0783 is equipped with one USB PHY USB3320 from Microchip (U4). The ULPI interface of the USB PHY is connected to the Zynq PS USB0. The I/O Voltage is fixed at 1.8V.
The reference clock input of the PHY is supplied from an on board 52MHz oscillator (U7).
USB2 ETH2 PHY connection:
PHY PINPin | Zynq PS / PLSystem Controller | CPLD | B2B Connector J2 | Notes | |||||
---|---|---|---|---|---|---|---|---|---|
ULPI | MIO28..39 | MDC/MDIO | Bank 35, Pin C17/B17 | - | - | Zynq USB0 MIO pins are connected to the PHY | |||
REFCLK | LED0 | Bank 35, Pin K15 | - | - | LED1Bank 35, Pin B16 | - | - | 52MHz from on board oscillator (U7) | |
REFSEL[0..2] | Interrupt | Bank 35, Pin A17 | - | - | CONFIG | Bank 35, Pin E15- | When pin connected to GND, PHY Address is strapped to 0x00 by default | ||
RESETn | Bank 35, Pin B15 | - | - | ||||||
RGMII | Bank 9 | - | - | ||||||
MDI | - | - | on B2B J2 connector |
Table 10: General overview of the Gigabit Ethernet2 PHY signals
USB Interface
The TE0783 is equipped with two USB PHY's USB3320 from Microchip (U4 (USB0) and U8 (USB1)). The ULPI interface of USB0 is connected to the Zynq PS USB0, ULPI interface of USB1 to Zynq PS USB1. The I/O Voltage is fixed at 1.8V.
The reference clock input of both PHY's is supplied from an on board 52MHz oscillator (U7).
USB0 PHY connection:
...
000 GND, select 52MHz reference Clock | ||||
RESETB | MIO0 | OTG_RESET33 | - | OTG-RESET33 → voltage level translator U30 → OTG-RESET |
CLKOUT | MIO36 | - | - | Connected to 1.8V selects reference clock operation mode |
DP,DM | - | - | USB1_D_P, USB1_D_N | USB Data lines |
CPEN | - | - | VBUS1_V_EN | External USB power switch active high enable signal |
VBUS | - | - | USB1_VBUS | Connect to USB VBUS via a series resistor. Check reference schematic. |
ID | - | - | OTG1_ID | For an A-Device connect to ground, for a B-Device left floating |
Table 10: General overview of the Gigabit Ethernet2 PHY signals
I2C Interface
The on-board I2C components are connected to PS MIO bank 500 pins MIO10 ('MIO10_SCL') and MIO11 ('MIO11_SDA').
I2C addresses for on-board components:
Device | IC | Designator | I2C-Address | Notes |
---|---|---|---|---|
EEPROM | 24LC128-I/ST | U26 | 0x53 | user data |
EEPROM | 24AA025E48T-I/OT | U22 | 0x50 | MAC address EEPROM |
RTC | ISL12020MIRZ | U17 | 0x6F | Temperature compensated real time clock |
Battery backed RAM | ISL12020MIRZ | U17 | 0x57 | Integrated in RTC |
PLL | SI5338A-B-GMR | U2 | 0x70 | - |
Table 11: Address table of the I2C bus slave devices
Table 11: General overview of the Gigabit Ethernet2 PHY signals
USB1 PHY connection:
...
Table 12: General overview of the Gigabit Ethernet2 PHY signals
I2C Interface
The on-board I2C components are connected to bank 35 pins L15 (I2C_SDA) and L14 (I2C_SCL).
I2C addresses for on-board components:
...
Table 13: Address table of the I2C bus slave devices
Pin Definitions
Pins with names ending with _VRN and _VRP are connected to Zynq PL HP bank special purpose pins VRN/VRP and can be routed to DCI calibration resistors on the baseboard. Otherwise they are usable as general purpose I/Os.
Bank 35 has 100 ohm DCI calibration resistors installed, it is also possible to "borrow" the DCI calibration from bank 35 for banks 34 and 33. For more detailed information about the DCI check Xilinx documentation.
On-board Peripherals
System Controller CPLD
The System Controller CPLD (U14U32) is provided by Lattice Semiconductor LCMXO2-1200HC 4000HC (MachXO2 product family). It is the central system management unit with module specific firmware installed to monitor and control various signals of the FPGA, on-board peripherals, I/O interfaces and module as a whole.
See also TE0783 CPLD reference Wiki page.
eMMC Flash Memory
eMMC Flash memory device (U15U28) is connected to the Zynq PS MIO bank 500 501 pins MIO10MIO46..MIO15MIO51. eMMC chips MTFC4GMVEA-4M IT (Flash NAND-IC 2x 16 Gbit) is used with 4 GByte of memory density.
...
DDR3 Memory
By default TE0783-01 module has two 16-bit wide IM (Intelligent Memory) IM4G16D3FABG-125I DDR3L SDRAM (DDR3-1600 Speedgrade) chips arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM.
Quad SPI Flash Memory
Two One quad SPI compatible serial bus flash memory for Flash memory (U38) for FPGA configuration file storage is provided by Spansion S25FL256SAGBHI20 with 256 Mbit (32 MByte) memory density. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.
Gigabit Ethernet
...
PHY
On-board Gigabit Ethernet PHYs PHY (U18, U20) are is provided by Marvell Alaska 88E1512. The Ethernet PHYsPHY's RGMII interfaces are interface is connected to the Zynq's PS MIO bank 501 and to PL bank 9. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of both PHYs the PHY is supplied from an on-board 25.000000 MHz oscillator (U11).
High-speed USB2 ULPI
...
PHY
Hi-speed USB ULPI PHYs PHY (U4. U8) are is provided with USB3320 from Microchip. The ULPI interfaces are interface is connected to the Zynq PS USB0 and USB1 via MIO28..51, bank 501 (see also section USB interface). The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U7).
MAC Address
...
EEPROM
Two A Microchip 24AA025E48 serial EEPROMs EEPROM (U22, U24) contain globally unique 48-bit node address, which are compatible with EUI-48(TM) specification. The devices are device is organized as two blocks of 128 x 8 Kbit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. The MAC address EEPROMS areaccessible EEPROM is accessible over I2C bus (see also section I²C interface).
...