Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • Xilinx Kintex-7 XC7K160T, XC7K325T or XC7K410T FPGA SoC
  • Large number of configurable I/Os are provided via HPC FMC connector
    • 4 GTX high-performance transceiver
    • 2x MGT transceiver clock inputs
    • 160 FPGA I/O's (80 LVDS pairs)
  • Si5338A programmable quad PLL clock generator for GTX transceiver clocks
  • On-board high-efficiency switch-mode DC-DC converters
  • Lattice MachXO2 LCMXO2-1200HC System Controller CPLD
  • 10x User LEDs
  • PCI Express x8 connector with 4 lane PCIe Gen 2 interface
  • ANSI Vita 57.1 FMC High Pin Count (HPC) connector
  • DDR3 SODIMM SDRAM socket with 64bit databus width
  • 256Mbit (32MByte) Quad SPI Flash memory (for configuration and operation) accessible through:
    • FPGA
    • JTAG port (SPI indirect, bus width x4)
  • FPGA configuration through:
    • JTAG connector
    • Quad SPI Flash memory
  • Clocking

    • Si5338 Si5338 programmable quad PLL clock generator - 4 output PLLs, GT outputs for MGT and PL clocks

    • 200MHz oscillator for DDR3 bank

  • System management and power sequencingAES bit-stream encryption
    eFUSE bit-stream encryption

Additional assembly options are available for cost or performance optimization upon request.

...

Pin NameSC CPLD DirectionFunctionDefault Configuration
200MHZCLK_ENoutcontrol lineenables 200.0000MHz oscillator U1
BUTTONinuserReset Button
CPLD_TDOoutCPLD JTAG interface



-
CPLD_TDIin
CPLD_TCKin
CPLD_TMSin
JTAG_ENin
DDR3_SCLin / outI²C bus of DDR3 SODIMM socket

I²C connected to FPGA
DDR3_SDAin / out
PLL_SCLin / outI²C bus of SI5338 quad clock PLLI²C connected to FPGA
PLL_SDAin / out
PCIE_RSTBinPCIe reset inputsee current SC CPLD firmware
FEX_DIR / FEX0 ... FEX11in / outuser GPIOsee current SC CPLD firmware
F1PWMoutFPGA FAN controlsee current SC CPLD firmware
F1SENSEin
FAN_FMC_ENoutFMC FAN enable
FMC_PG_C2MoutFMC signals and pinssee current SC CPLD firmware
FMC_PG_M2Cin
FMC_PRSNT_M2C_Lin
FMC_SCLin / outFMC I²CI²C connected to FPGA
FMC_SDAin / out
FMC_TCK
FMC JTAGsee current SC CPLD firmware
FMC_TDI
FMC_TDO
FMC_TMS
FMC_TRST
DONEinFPGA configuration signalPL configuration completed
PROGRAM_BoutPL configuration reset signal
LED1outLED status signalsee current CPLD firmware
FPGA_IIC_OEinFPGA I²CI²C bus between FPGA and
SC CPLD
I²C operation enable
FPGA_IIC_SCLin / outI²C clock line
FPGA_IIC_SDAin / outI²C data line
EN_1V8outPower controlenable signal DCDC U20 '1V8'
PG_1V8inpower good signal DCDC U20 '1V8'
EN_3V3FMCoutenable signal DCDC U15 'EN_3V3FMC'
PG_3V3inpower good signal U15 'EN_3V3FMC'
EN_FMC_VADJoutenable signal DCDC U7 'FMC_VADJ'
PG_FMC_VADJinpower good DCDC U7 'FMC_VADJ'

VID0_FMC_VADJ,
VID1_FMC_VADJ,
VID2_FMC_VADJ

outDCDC U7 power selection pin

VID0_FMC_VADJ_CTRL,
VID1_FMC_VADJ_CTRL,
VID2_FMC_VADJ_CTRL

inPower selection of FMC_VADJ, forwarded
to DCDC U7
LTM_1V5_RUNoutenable signals of DCDC U3, U4 (LTM4676)
see current CPLD firmware
LTM_4V_RUNout
LTM_SCLin / outDCDC U3, U4 (LTM4676) I²CI²C connected to FPGA
LTM_SDAin / out
LTM1_ALERTinDCDC U3, U4 (LTM4676) controlsee current CPLD firmware
LTM2_ALERTin
LTM_1V_IO0in / out
LTM_1V_IO1in / out
LTM_1V5_4V_IO0in / out
LTM_1V5_4V_IO1in / out

...

Signal NameQSPI Flash Memory U12 PinFPGA Pin
FLASH_QSPI_CSC2RDWR_FCS_B_0, AH7
FLASH_QSPI_D0D3D00_MOSI_0, AA7
FLASH_QSPI_D1D2D01_DIN_0, Y7
FLASH_QSPI_D2C4D02_0, U7
FLASH_QSPI_D3D4D03_0, V7
FLASHFPGA_CFG_CCLKB2CCLK_0, V11

Table 7: Quad SPI interface signals and connections

...