Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The PS and PL power supplies are fully independent. PS power supplies (VCCPINT, VCCPAUX, VCCPLL, VCCO_DDR, VCCO_MIO0, and VCCO_MIO1) can be powered before or after any PL power supplies. The PS and PL power regions are isolated to prevent damage. The recommended power-on sequence is VCCPINT, then VCCPAUX and VCCPLL together, then the PS VCCO supplies (VCCO_MIO0, VCCO_MIO1, and VCCO_DDR) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The PS_POR_B input is required to be asserted to GND during the power-on sequence until VCCPINT, VCCPAUX and VCCO_MIO0 have reached minimum operating levels to ensure PS eFUSE integrity.

...



Power Rails


Voltage Monitor Circuit

Power Rail Name

B2B Connector

JM1 Pin

B2B Connector

JM2 Pin

B2B Connector

JM3 Pin

DirectionNotes
VIN1,3--Input


VMIO-2-I/O
3.3V19425,57Output

1.8V

-5-Output


Bank Voltages

Bank          

Schematic Name

Voltage

Notes
5003.3V, VCCO_MIO0_5003.3V
501

VMIO,

VCCO_MIO1_500

3.3V
5021.5V, VCCO_DDR_5021.5V
13 HRVCCO131.2V to 3.3VSupplied by the carrier board. JM1-39
33 HRVCCO331.2V to 3.3VSupplied by carrier board. JM3-25,JM3-57, JM2-4
34 HRVCCO331.25V to 3.3V

Supplied by the carrier board.

35 HRVCCO351.2V to 3.3V

Supplied by the

...

Power Rails

...

B2B Connector

JM1 Pin

...

B2B Connector

JM2 Pin

...

B2B Connector

JM3 Pin

...

1.8V

...

Bank Voltages

Supplied by the carrier board.

Bank          

Schematic Name

Voltage

Notes
5003.3V, VCCO_MIO0_5003.3V501

VMIO,

VCCO_MIO1_500

3.3V5021.5V, VCCO_DDR_5021.5V
13 HRVCCO131.2V to 3.3VSupplied by the carrier board. JM1-39
33 HRVCCO331.2V to 3.3VSupplied by carrier board. JM3-25,JM3-57, JM2-4
34 HRVCCO331.25V to 3.3V35 HRVCCO351.2V to 3.3V

Supplied by the carrier board.

Board to Board Connectors

...

Scroll Title
anchorTable_TS_AMR
titleModule absolute maximum ratingsratings.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ParameterMinMaxUnitsReference Document











Recommended Operating Conditions

Scroll Title
anchorTable_TS_AMR
titleRecommended Operating Conditions.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ParameterMinMaxUnitsReference Document

Recommended Operating Conditions

...

anchorTable_TS_AMR
titleRecommended Operating Conditions.












SymbolsDescriptionMinMaxUnit
VCCPINTPS internal logic supply voltage0.951.05V
VCCPAUXPS auxiliary supply voltage1.711.89V
VCCPLLPS PLL supply1.711.89V
VCCO_DDRPS DDR I/O supply voltage1.141.89V
VCCO_MIO0PS MIO I/O supply voltage for MIO banks1.713.45V
VCCO_MIO1PS MIO I/O supply voltage for MIO banks1.713.45V

...


ParameterMinMaxUnitsReference Document
VIN supply voltage3.560VTPS54260-Q1 datasheets.
Supply voltage for PS MIO banks1.713.465VSee Xilinx DS187 datasheet.
I/O input voltage for PS MIO banks-0.2VCCO_MIO + 0.20VSee Xilinx DS187 datasheet.
Supply voltage for PS DDR1.141.89VSee Xilinx DS187 datasheet.
I/O input voltage for PS DDR-0.20VCCO_DDR + 0.20VSee Xilinx DS187 datasheet.
Supply voltage for HR I/Os banks1.143.465VSee Xilinx DS187 datasheet.
I/O input voltage for HR I/O banks-0.20VCCIO + 0.20VSee Xilinx DS187 datasheet.

...