Page History
...
| Page properties | ||||
|---|---|---|---|---|
| ||||
|
Boot Process
MODE Signal State | Boot Mode |
|---|---|
High or open | QSPI |
Signals, Interfaces and Pins
...
Quad SPI Flash (U7) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500.
| MIO Pin | Schematic | U13 Pin | Notes |
|---|---|---|---|
| MIO1 | SPI_CS | A1 | |
| MIO2 | SPI_DQ0/M0 | A2 | |
| MIO3 | SPI_DQ1/M1 | F6 | |
| MIO4 | SPI_DQ2/M2 | E4 | |
| MIO5 | SPI_DQ3/M3 | A3 | |
| MIO6 | SPI_SCK/M4 | A4 |
Supply Voltage: 2.7V to 3.6V
...
The RV-3029-C3 is an ultra miniature Real-Time-Clock Module with embedded Crystal. This RTC has an I2C Bus (2-wire SerialInterface) and offers temperature compensated time. The STC-Smart Temperature Compensation is calibrated in the factory and leads to a very high time-accuracy of ± 6ppm from -40°C to +85°C and ± 8ppm from -40°C to +125°C.
| MIO Pin | Schematic | U7 Pin | Notes |
|---|---|---|---|
| MIO15 | SDA | 5 | On-board RTC, and EEPROM |
| MIO14 | SCL | 4 | On-board RTC, and EEPROM |
I2C EEPROM
The Microchip Technology Inc. 24LC64 is a 64 Kbit Electrically Erasable PROM. The device is organized as a single block of 8K x 8-bit memory with a 2-wire serial interface. Lowvoltage design permits operation down to 1.7V, with standby and active currents of only 1 μA and 3 mA, respectively. It has been developed for advanced, lowpower applications such as personal communications or data acquisition. The 24LC64 also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 512 Kbits address space.
| MIO Pin | Schematic | U11 Pin | Notes |
|---|---|---|---|
| MIO15 | SDA | 3 | On-board RTC, and EEPROM |
| MIO14 | SCL | 1 | On-board RTC, and EEPROM |
LEDs
| Schematic | Color | Connected to | Active Level | IO Standard |
|---|---|---|---|---|
| D9 | Green | DONE | Low | not applicable |
| D8 | RED | MIO7 | High | not applicable |
| D4 | Green | PL pin V18 | High | LVCMOS33 |
...
The SN65HVD230Q, controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers. The datasheet is avaiable in Texas Instrumens website. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps. Temperature must be in range of -40°C ~125°C .
| MIO Pin | Schematic | U16 Pin | Notes |
|---|---|---|---|
| MIO8 | D | 1 | |
| MIO9 | R | 4 |
| Schematic | B2B | Pull up/down | Notes |
|---|---|---|---|
| CANH | J1-2 | on-board | |
| CANL | J1-4 | on-board |
Low Quiescent Current Programmable Delay Supervisory Circuit
...
A precision reference and error amplifier deliver 2% accuracy over load, line, temperature, and process. The device is stable with any type of capacitor greater than or equal to 2.2 μF, and is fully specified SON-10 and 5 x 5 QFN-20 Packages from –40°C to 105°C for the DRC package, and from –40°C to 125°C for the RGW package.
Clock Sources
| IC | Description | Frequency | Used as |
|---|---|---|---|
| U14 | MEMS Oscillator | 50 MHz | PS PLL clock |
| U5 | MEMS Oscillator | 25 MHz | Ethernet PHY Clock |
| U7 | RTC (internal oscillator) | 32.768 KHz | Used by RTC, CLKOUT of RTC not connected |
Power and Power-On Sequence
...
Power supply with minimum current capability of 3.5 A for system startup is recommended.
Power Consumption
| Power Input Pin | Typical Current |
|---|---|
| VIN | TBD* |
* TBD - To Be Determined
Power Distribution Dependencies
...
| Power Rail Name | B2B Connector JM1 Pin | B2B Connector JM2 Pin | B2B Connector JM3 Pin | Direction | Notes |
|---|---|---|---|---|---|
| VIN | 1,3 | - | - | Input | |
| VMIO | - | 2 | - | I/O | |
| 3.3V | 19 | 4 | 25,57 | Output | |
1.8V | - | 5 | - | Output |
Bank Voltages
Bank | Schematic Name | Voltage | Notes |
|---|---|---|---|
| 500 | VCCO_MIO0_500 | 3.3V | |
| 501 | VCCO_MIO1_500 | 3.3V | |
| 502 | VCCO_DDR_502 | 1.5V | |
| 13 HR | VCCO_13 | 3.3V | Supplied by the carrier board. JM1 |
| 33 HR | VCCO_33 | 3.3V | Supplied by carrier board. JM3 |
| 34 HR | VCCO_34 | 3.3V | |
| 35 HR | VCCO_35 | 3.3V | Supplied by the carrier board. JM2,JM3 |
Board to Board Connectors
...
Absolute Maximum Ratings
Processing System(PS)
| Symbols | Description | Min | Max | Unit |
|---|---|---|---|---|
| VCCPINT | PS internal logic supply voltage | -0.5 | 1.1 | V |
| VCCPAUX | PS auxiliary supply voltage | -0.5 | 2.0 | V |
| VCCPLL | PS PLL supply | -0.5 | 2.0 | V |
| VCCO_DDR | PS DDR I/O supply voltage | -0.5 | 2.0 | V |
| VPREF | PS input reference voltage | -0.5 | 2.0 | V |
| VCCO_MIO0 | PS MIO I/O supply voltage for HR I/O banks | -0.5 | 3.6 | V |
| VCCO_MIO1 | PS MIO I/O supply voltage for HR I/O banks | 1.71 | 3.45 | V |
Programmable Logic(PL)
| Symbols | Description | Min | Max | Unit |
|---|---|---|---|---|
| VCCINT | PL internal logic supply voltage | -0.5 | 1.1 | V |
| VCCPAUX | PL auxiliary supply voltage | -0.5 | 2.0 | V |
| VCCPLL | PL PLL supply | -0.5 | 1.1 | V |
| VPREF | PL input reference voltage | -0.5 | 2.0 | V |
| VCCO | PL supply voltage for HR I/O banks | -0.5 | 3.6 | V |
| VIN | I/O input voltage for HR I/O banks | 1.71 | 3.45 | V |
Technical Specifications
| Scroll Title | ||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||
|
Absolute Maximum Ratings
| VIN supply voltage | 3.5 | 60 | V | TPS54260-Q1 datasheets. |
| Supply voltage for PS MIO banks | 1.71 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS MIO banks | -0.2 | VCCO_MIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for PS DDR | 1.14 | 1.89 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS DDR | -0.20 | VCCO_DDR + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for HR I/Os banks | 1.14 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for HR I/O banks | -0.20 | VCCIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Storage Temperature | -65 | 150 | °C | See Xilinx DS187 datasheet. |
| CAN Transceiver Temperature | -40 | 125 | °C | See Texas Instrument sn65hvd230q-q1 datasheet. |
| SPI Flash Memory | -40 | 85 | °C | See Cypress S25FL127Sdatasheet. |
| DDR3 SDRAM Temperature | -40 | 95 | °C | See Nanya NT5CC256M16CP-DIA datasheet. |
Recommended Operating Conditions
...
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
| Parameter | Min | Max | Units | Reference Document |
|---|---|---|---|---|
| VIN supply voltage | 3.5 | 60 | V | TPS54260-Q1 datasheets. |
| Supply voltage for PS MIO banks | 1.71 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS MIO banks | -0.2 | VCCO_MIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for PS DDR | 1.14 | 1.89 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS DDR | -0.20 | VCCO_DDR + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for HR I/Os banks | 1.14 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for HR I/O banks | -0.20 | VCCIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Storage Temperature | -65 | 150 | °C | See Xilinx DS187 datasheet. |
Physical Dimensions
| Scroll Title | ||||
|---|---|---|---|---|
| ||||
...
Quad SPI Flash (U7) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500.
| MIO Pin | Schematic | U13 Pin | Notes |
|---|---|---|---|
| MIO1 | SPI_CS | A1 | |
| MIO2 | SPI_DQ0/M0 | A2 | |
| MIO3 | SPI_DQ1/M1 | F6 | |
| MIO4 | SPI_DQ2/M2 | E4 | |
| MIO5 | SPI_DQ3/M3 | A3 | |
| MIO6 | SPI_SCK/M4 | A4 |
Supply Voltage: 2.7V to 3.6V
...
The RV-3029-C3 is an ultra miniature Real-Time-Clock Module with embedded Crystal. This RTC has an I2C Bus (2-wire SerialInterface) and offers temperature compensated time. The STC-Smart Temperature Compensation is calibrated in the factory and leads to a very high time-accuracy of ± 6ppm from -40°C to +85°C and ± 8ppm from -40°C to +125°C.
| MIO Pin | Schematic | U7 Pin | Notes |
|---|---|---|---|
| MIO15 | SDA | 5 | On-board RTC, and EEPROM |
| MIO14 | SCL | 4 | On-board RTC, and EEPROM |
I2C
EEPROM
The Microchip Technology Inc. 24LC64 is a 64 Kbit Electrically Erasable PROM. The device is organized as a single block of 8K x 8-bit memory with a 2-wire serial interface. Lowvoltage design permits operation down to 1.7V, with standby and active currents of only 1 μA and 3 mA, respectively. It has been developed for advanced, lowpower applications such as personal communications or data acquisition. The 24LC64 also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 512 Kbits address space.
| MIO Pin | Schematic | U11 Pin | Notes |
|---|---|---|---|
| MIO15 | I2C0_SDA | 3 | On-board RTC, and EEPROM |
| MIO14 | I2C0_SCL | 1 | On-board RTC, and EEPROM |
LEDs
| Schematic | Color | Connected to | Active Level | IO Standard |
|---|---|---|---|---|
| D9 | Green | DONE | Low | not applicable |
| D8 | RED | MIO7 | High | not applicable |
| D4 | Green | PL pin V18 | High | LVCMOS33 |
...
The SN65HVD230Q, controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers. The datasheet is avaiable in Texas Instrumens website. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps. Temperature must be in range of -40°C ~125°C .
| MIO Pin | Schematic | U16 Pin | Notes |
|---|---|---|---|
| MIO8 | D | 1 | |
| MIO9 | R | 4 |
| Schematic | B2B | Pull up/down | Notes |
|---|---|---|---|
| CANH | J1-2 | on-board | |
| CANL | J1-4 | on-board |
Low Quiescent Current Programmable Delay Supervisory Circuit
...
A precision reference and error amplifier deliver 2% accuracy over load, line, temperature, and process. The device is stable with any type of capacitor greater than or equal to 2.2 μF, and is fully specified SON-10 and 5 x 5 QFN-20 Packages from –40°C to 105°C for the DRC package, and from –40°C to 125°C for the RGW package.
Clock Sources
| IC | Description | Frequency | Used as |
|---|---|---|---|
| U14 | MEMS Oscillator | 50 MHz | PS PLL clock |
| U5 | MEMS Oscillator | 25 MHz | Ethernet PHY Clock |
| U7 | RTC (internal oscillator) | 32.768 KHz | Used by RTC, CLKOUT of RTC not connected |
Power and Power-On Sequence
...
Power supply with minimum current capability of 3.5 A for system startup is recommended.
Power Consumption
| Power Input Pin | Typical Current |
|---|---|
| VIN | TBD* |
* TBD - To Be Determined
Power Distribution Dependencies
...
| Power Rail Name | B2B Connector JM1 Pin | B2B Connector JM2 Pin | B2B Connector JM3 Pin | Direction | Notes |
|---|---|---|---|---|---|
| VIN | 1,3 | - | - | Input | |
| VMIO | - | 2 | - | I/O | |
| 3.3V | 19 | 4 | 25,57 | Output | |
1.8V | - | 5 | - | Output |
Bank Voltages
Bank | Schematic Name | Voltage | Notes |
|---|---|---|---|
| 500 | VCCO_MIO0_500 | 3.3V | |
| 501 | VCCO_MIO1_500 | 3.3V | |
| 502 | VCCO_DDR_502 | 1.5V | |
| 13 HR | VCCO_13 | 3.3V | Supplied by the carrier board. JM1 |
| 33 HR | VCCO_33 | 3.3V | Supplied by carrier board. JM3 |
| 34 HR | VCCO_34 | 3.3V | |
| 35 HR | VCCO_35 | 3.3V | Supplied by the carrier board. JM2,JM3 |
Board to Board Connectors
...
Absolute Maximum Ratings
Processing System(PS)
| Symbols | Description | Min | Max | Unit |
|---|---|---|---|---|
| VCCPINT | PS internal logic supply voltage | -0.5 | 1.1 | V |
| VCCPAUX | PS auxiliary supply voltage | -0.5 | 2.0 | V |
| VCCPLL | PS PLL supply | -0.5 | 2.0 | V |
| VCCO_DDR | PS DDR I/O supply voltage | -0.5 | 2.0 | V |
| VPREF | PS input reference voltage | -0.5 | 2.0 | V |
| VCCO_MIO0 | PS MIO I/O supply voltage for HR I/O banks | -0.5 | 3.6 | V |
| VCCO_MIO1 | PS MIO I/O supply voltage for HR I/O banks | 1.71 | 3.45 | V |
Programmable Logic(PL)
| Symbols | Description | Min | Max | Unit |
|---|---|---|---|---|
| VCCINT | PL internal logic supply voltage | -0.5 | 1.1 | V |
| VCCPAUX | PL auxiliary supply voltage | -0.5 | 2.0 | V |
| VCCPLL | PL PLL supply | -0.5 | 1.1 | V |
| VPREF | PL input reference voltage | -0.5 | 2.0 | V |
| VCCO | PL supply voltage for HR I/O banks | -0.5 | 3.6 | V |
| VIN | I/O input voltage for HR I/O banks | 1.71 | 3.45 | V |
Technical Specifications
| Scroll Title | ||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||
|
Absolute Maximum Ratings
| VIN supply voltage | 3.5 | 60 | V | TPS54260-Q1 datasheets. |
| Supply voltage for PS MIO banks | 1.71 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS MIO banks | -0.2 | VCCO_MIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for PS DDR | 1.14 | 1.89 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS DDR | -0.20 | VCCO_DDR + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for HR I/Os banks | 1.14 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for HR I/O banks | -0.20 | VCCIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Storage Temperature | -65 | 150 | °C | See Xilinx DS187 datasheet. |
| CAN Transceiver Temperature | -40 | 125 | °C | See Texas Instrument sn65hvd230q-q1 datasheet. |
| SPI Flash Memory | -40 | 85 | °C | See Cypress S25FL127Sdatasheet. |
| DDR3 SDRAM Temperature | -40 | 95 | °C | See Nanya NT5CC256M16CP-DIA datasheet. |
Recommended Operating Conditions
...
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
| Parameter | Min | Max | Units | Reference Document |
|---|---|---|---|---|
| VIN supply voltage | 3.5 | 60 | V | TPS54260-Q1 datasheets. |
| Supply voltage for PS MIO banks | 1.71 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS MIO banks | -0.2 | VCCO_MIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for PS DDR | 1.14 | 1.89 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for PS DDR | -0.20 | VCCO_DDR + 0.20 | V | See Xilinx DS187 datasheet. |
| Supply voltage for HR I/Os banks | 1.14 | 3.465 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for HR I/O banks | -0.20 | VCCIO + 0.20 | V | See Xilinx DS187 datasheet. |
| Storage Temperature | -65 | 150 | °C | See Xilinx DS187 datasheet. |
Physical Dimensions
| Scroll Title | ||||
|---|---|---|---|---|
| ||||
...
Overview
Content Tools