Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_PWR_PS
titlePower On Sequence


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxfalse
revision67
diagramNamePWR_PS
simpleViewerfalse
width600
linksauto
tbstylehidden
diagramWidth641


641
Scroll Only
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue
draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNamePWR_PS
simpleViewerfalse
width600
diagramWidth


Power Distribution Dependencies

Scroll Title
anchorFigure_PWR_PD
titlePower Dependencies


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxfalse
revision1
diagramNameTE7028_PWR_PD
simpleViewerfalse
width400
linksauto
tbstylehidden
diagramWidth601


601
Scroll Only
draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameTE7028_PWR_PD
simpleViewerfalse
width400
diagramWidth


The PS and PL power supplies are fully independent. PS power supplies (VCCPINT, VCCPAUX, VCCPLL, VCCO_DDR, VCCO_MIO0, and VCCO_MIO1) can be powered before or after any PL power supplies. The PS and PL power regions are isolated to prevent damage. The recommended power-on sequence is VCCPINT, then VCCPAUX and VCCPLL together, then the PS VCCO supplies (VCCO_MIO0, VCCO_MIO1, and VCCO_DDR) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The PS_POR_B input is required to be asserted to GND during the power-on sequence until VCCPINT, VCCPAUX and VCCO_MIO0 have reached minimum operating levels to ensure PS eFUSE integrity.

...