...
| Scroll Title |
|---|
| anchor | Table_OBP_FTDI |
|---|
| title | FTDI chip interfaces and pins |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| FTDI Chip U3 Pin | Signal Schematic Name | Connected to | Notes |
|---|
| Pin 12, ADBUS0 | TCK | FPGA bank 1B, pin G2 | JTAG interface | | Pin 13, ADBUS1 | TDI | FPGA bank 1B, pin F5 | | Pin 14, ADBUS2 | TDO | FPGA bank 1B, pin F6 | | Pin 15, ADBUS3 | TMS | FPGA bank 1B, pin G1 | | Pin 32, BDBUS0 | BDBUS0 | FPGA bank 8, pin A4 | user configurable | | Pin 33, BDBUS1 | BDBUS1 | FPGA bank 8, pin B4 | user configurable | | Pin 34, BDBUS2 | BDBUS2 | FPGA bank 8, pin B5 | user configurable | | Pin 35, BDBUS3 | BDBUS3 | FPGA bank 8, pin A6 | user configurable | | Pin 37, BDBUS4 | BDBUS4 | FPGA bank 8, pin B6 | user configurable | | Pin 38, BDBUS5 | BDBUS5 | FPGA bank 8, pin A7 | user configurable |
|
...
SPI Flash Memory
On-board serial configuration memory (U5) is provided by Winbond with 64 MBit (8 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration via JTAG interface. The memory is connected to FPGA bank 8 via SPI interface.
| Scroll Title |
|---|
| anchor | Table_OBP_QSPI |
|---|
| title | Quad SPI Flash memory interface |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Signal Schematic Name | Connected to | Notes |
|---|
| F_CS | FPGA bank 8, pin B3 | chip select | | F_CLK | FPGA bank 8, pin A3 | clock | | F_DI | FPGA bank 8, pin A2 | data in / out | | nSTATUS | FPGA bank 8, pin C4 | data in / out, configuration dual-purpose pin of FPGA | | DEVCLRN | FPGA bank 8, pin B9 | data in / out, configuration dual-purpose pin of FPGA | | F_DO | FPGA bank 8, pin B2 | data in / out |
|
| Scroll Title |
|---|
| anchor | Table_OBP_RTC |
|---|
| title | I2C interface MIOs and pins |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| MIO Pin | Schematic | U? Pin | Notes |
|---|
|
|
|
|
|
|
|
|
|
RTC
| Scroll Title |
|---|
| anchor | Table_OBP_I2C_RTC |
|---|
| title | I2C Address for RTC |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| MIO Pin | I2C Address | Designator | Notes |
|---|
|
|
|
|
|
...