Versions Compared

Old Version 22

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 23

changes.mady.by.user Pedram Babakhani

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Note for Download Link of the Scroll ignore macro:


Scroll Ignore

Download PDF version of this document.


Scroll pdf ignore

Table of Contents

Table of Contents

...

Scroll Title
anchorTable_OV_BP
titleBoot process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

M3M2M1M0Bootmode HexBootmodeNotes
ONONONON0x0PS Main JTAG (TE0790 USB JTAG)Needed for SPI Flash Programming
ONONOFFON0x2SPI Flash (dual parallel, 4bit x 2, 32bit Addressing)Default



Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BNote

PLL_RST

J2-89
SRST_BJ2-96connected to PJTAG0_SRST - J16


...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

B2B ConnectorInterfacesNumber of I/ONotes
J1

User I/O

22 singel ended, 11 Differential

8 singel ended, 4 Differential

8 singel ended, 4 Differential

8 singel ended, 4 Differential

3 singel ended

Connected to Bank 66

Connected to Bank 228

Connected to Bank 229

Connected to Bank 230

VCCO_66, PL_1V8

J2

Ethernet PHY

32 singel ended, 16 Differential

4 singel ended, 16 Differential

Connected to Bank 505

Connected to Bank 128

Control Signals15 single endedPLL_SEL0, PLL_SEL1, PLL_RST, EN_GTR, EN_PL, PLL_LOLN, EN_PSGT, ERR_STATUS, ERR_OUT,SRST_B, INIT_B, PROG_B, EN_FPD , EN_LPD , DONE
Power Control Signal10 single endedEN_PLL_PWR, PLL_FINC ,PG_PLL_1V8, LP_GOOD, PG_DDR, PG_PL, PG_FPD, PG_PSGT, PG_GT_R, PG_GT_L
JTAG Interface7 single endedTCK, TDI, TMS, TDO, MR, Rxd, Txd
WANNE22 single endedPLL_SCL, PLL_SDA
Clock

6 singel ended, 3 Differential

CLK0, CLK7, CLK8

J3



User I/O

12 singel ended, 6 Differential

12 singel ended, 6 Differential

Connected to Bank 48

Connected to Bank 47

Clock6 singel ended, 3 DifferentialCLK228, CLK229, CLK230
PJTAG Interface7 single endedPJTAG0_TCK, PJTAG0_TDI, PJTAG0_TMS, PJTAG0_TDO,
MIO27 single endedMIO19..76
UART2 single endedTXD, RXD
Power pins4 single endedPS_1V8, SI_PLL_1V8, VCCO_48, VCCO_47
J4User I/O

48 singel ended, 62 Differential

4 single ended

Connected to Bank 64

Connected to Bank 64

Power pins4 single endedVCCO_64, VCCO65



JTAG Interface

JTAG access to the TE0803 or TE0808 SoM through B2B connector JM2.

...

Scroll Title
anchorTable_TS_ROC
titleRecommended operating conditions.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SymbolsMinMaxUnitNote
VIN03.3VInput Supply Voltage
Storage Temperatur-40+85°C


Physical Dimensions

  • Module size: 90 mm × 90 mm.  Please download the assembly diagram for exact numbers.

  • Mating height with standard connectors: 3.5 mm.

...