Versions Compared

Old Version 27

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 28

changes.mady.by.user Pedram Babakhani

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Note:
 'Key Features' description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

  • Intel Intel® Cyclone 10 LP FPGA LP  [10CL055YU484C8G, 55 kLE in 484-pin],
    • Package: UBGA-484
    • Speed Grade: 8 (Slowest)
    • Temperature: 0°C ~ 85°C
    • Package compatible device 10CL016, 10CL040, 10CL080 as assembly variant on request is possible
  • 16 MBit flash memory (optional up to 32 MBit possible)
  • Integrated USB USB2.0 Programmer 2
  • ConnectorsPin Header connectors
  • 256 MBit (optional up to 512 MBit possible) SDRAM
  • 128 MBit (optional up to 512 MBit possible) User Quad-SPI Flash memory
  • 64 MBit HyperRAM(Pseudo SRAM) (optional up to 128 MBit possible)
  • FTDI - System Controller (CPLD)
  • 2 x 2x MAC address EEPROM
  • 2 x 2x Fast Ethernet PHY (10/100 Mbps)
  • 8-channel, 12-bit, configurable ADC /DAC with on-chip reference
  • D-Sub connector
  • 2x RJ45 connector
  • LEDs:
    • Status LEDs, Power LED
    • 13 x 13x User LEDs
    • 1 x 7-segment display
    • 2 x reset buttons
  • Push bottuns:
    • 2x Reset Push buttons
    • 5x User Push buttons
  • I/O:
    • GPIO: 321
    • LVDS: 132
  • Power Supply: 
    • 5 V
    • Minimum 1A
  • Others:
    • Reverse polarity of supply voltage protection
    • Under/Over voltage protection5 x user buttons

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTEI0009 block diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision57
diagramNameTEI0009_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only


...

  1. Barrel Jack, J12
  2. RJ45 socket, J8...9
  3. VGA SocketD-Sub Connector, J11
  4. Push button(Reset), S7
  5. Grove connector, J5
  6. Under/Over Voltage ProtectorProtecter, U9
  7. 7-segment LED, D11
  8. 1x6 pin header, J4
  9. 1x8 pin header, J2...3
  10. User Red LEDs, D2...9
  11. 8x User Red LEDs, D13...17
  12. 5x User Push buttons, S1- S3...6
  13. Red LED (CONF_DONE), D10
  14. PSRAM memory, U3
  15. SDRAM memory, U10
  16. Voltage Regulator, U5- U7
  17. AD/DA Convertor, U2
  18. Pmod 2x6 SMD host socket, P1...6
  19. Intel®Cyclone 10 LP, U1
  20. Config DeviceConfiguration memory, U5
  21. 1x10 pin header, J1
  22. EEEPROM, U15- U18- U20
  23. FTDI FT2232H USB2 to JTAG/UART adapter, U14
  24. Micro USB 2.0 receotacle 90, (receptacle) J10
  25. Push button (RST_GPIO), S2
  26. Oscillator, U22
  27. Ethernet PHY, U17- U19
  28. SPI QSPI Flash memory, U12

Initial Delivery State

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

SPI QSPI Flash

Not programmed


EEPROMProgrammed

FTDI configuration

SDRAMNot programmed


PSRAMNot programmedDDR3 SDRAM
FTDI System Controller CPLDNot programmed
Configuration MemoryDemo DesignPSRAMConfig Device


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

...

Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

Connected to Note

RESET

S1 
S7 (Push button)Connected to nCONFIG
RST_GPIOS2 (Push button)
EXT_RST

J3 (1x8 pin header)

Bank 2



Signals, Interfaces and Pins

...

TEI0009 has 6 PMod 2x6 SMD Host Socket 90° which are connected to Cyclon 10 LP (U1).

Scroll Title
anchorTable_SIP_SMD
titlePMod SMD host socket information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSignalsConnected to Notes
P1P1_IO1...8Bank 2
P2P2_IO1...8Bank 2
P3P3_IO1...8Bank 8
P4P4_IO1...8Bank 8
P5P5_IO1...8Bank 7
P6P6_IO1...8Bank 7


...

Scroll Title
anchorTable_SIP_RJ45
titleRJ45 connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicETH1 PinETH2 PinNotes
TD+ETH_TX_PU17- TXPU19- TXP
CTETH_CTREF_TCT--Connected to GND
TD-ETH_TX_NU17- TXMU19- TXM
RD+ETH_RX_PU17- RXPU19- RXP
CTETH_CTREF_RCT--Connected to GND
RD-ETH_RX_NU17- RXMU19- RXM
LED GreenETH_LED0U17- NWAYENU19- NWAYEN
LED YellowETH_LED1U17- SPEEDU19- SPEED

...



D-Sub Connectors

VGA host socket is connected TEI0009 is equipped with a D-Sub connector (Receptacle) which provides interface to Cyclone 10 LP through Bank 2.

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
SPI QSPI Flash memoryU12
SDRAM memoryU10
PSRAM memoryU3
7 Segment Segment LEDD11
FTDI FT2232U14
Ethernet PHYU17, U19
Configuration DeviceU5
AD/DA ConverterU2
EEPROMU15, U18, U20
User LEDsD2...D17
OscillatorsU16, U22

...



QSPI Flash Memory

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

...

  • Part number: IS66WVH8M8BLL

  • Supply voltage: 3.3 V

  • Clock Frequency: 100MHz

  • Temperature: -40°C ~ 85°C

...

7 Segment

...

LED

the The TEI0009 has a LED 7 Segment- 4 Digit which is connected to Bank 6.

...

TEI0009 has three EEPROM, U15, U18 and U20. U15 containt is pre-programmed by FTDI FT2232H configuration.

Scroll Title
anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pinsFTDI and EEPROM pin connections

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorPinSchematicConnected to Notes
Grove Header
U15
Notes
CS
U18, U20SCLI2C_SCLBank 6J5
EECSU14 (FTDI)
CLK|EECLKU14 (FTDI)
DIN/DOUTEEDATAU14 (FTDI)FTDI Configuration
SDAI2C_SDABank 6J5



Scroll Title
anchorTable_OBP_I2C_EEPROMEEP
titleI2C address for EEPROM interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

I2C Address
Designator
Designator
Pin
Notes
Schematic
0x50
Connected to 
U18
Grove Header
0x52
Notes
U18, U20

LEDs

SCLI2C_SCLBank 6J5
SDAI2C_SDABank 6J5



Scroll Title
anchorTable_OBP_I2C_LEDEEPROM
titleOn-board LEDsI2C address for EEPROM

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Schematic
I2C Address
Designator 
Designator
Color
Notes
Connected to
0x50
Active Level
U18
0x52U20


LEDs

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicDesignator ColorConnected toActive LevelNote
LED1...8D2...9RedBank 3High
LED_PB1D13...17RedBank NoteLED1...8D2...9RedBank 3HighLED_PB1D13...17RedBank 7High
CONF_DONED10RedBank 6Low


...

Power supply with minimum current capability of xx A 1A for system startup is recommended.

...

Scroll Title
anchorTable_PWR_PC
titlePower Consumption

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Power Input PinFPGATypical Current
Intel Cyclone 10 LP FPGAVINTBD*


* TBD - To Be Determined

...

Scroll Title
anchorTable_RH_HRH
titleHardware Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionChangesDocument Link
2018-2-1901-REV01
2018-7-
09
1802
  • Change J5 from SMD connector to GROVE connector
  • Connect clock 12 MHz to Bank 1
  • Connect I2C SLA/SDA to Bank 3
  • Remove SMA Coaxial straight J19,J20
  • Remove DIP Switch S1
  • Add 5 red LEDs
  • Add 2 Push buttons
  • Add 64 Mbit QSPI flash memory
  • Change SDRAM memory, 143 MHz to 166 MHz
  • Remove 10bit ADC
  • Remove 10bit DAC
  • Add 12bit DAC/ADC
  • Remove SMA Coaxial straight J19,J20
  • Remove SMA Coaxial straight J19,J20
  • Remove Tranciever USB
  • Remove DIP switch S2
  • Different Power Dependencies
  • Remove 24MHz Oscillator
  • Add 4x Pmod SMD host socket
REV02
02


Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

...