Versions Compared

Old Version 49

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 50

changes.mady.by.user ED

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • Intel® MAX 10 Commercial [10M08SAU169C8G]

    • Package: UBGA-169

    • Speed Grade: C8 (Slowest)

    • Temperature: 0°C ~ 85°C

    • Package compatible device 10M02...10M16 as assembly variant on request possible

  • SDRAM Memory up to 64Mb, 166MHz

  • Dual High Speed USB to Multipurpose UART/FIFO IC

  • 64Mb Quad SPI Flash

  • 4Kb EEPROM Memory 

  • 8x User LED 

  • Micro USB2 Receptacle 90

  • 16 Bit 500kSPS 500 kSPS Analog to Digital Converter

  • 2x SMA Female Connector

  • I/O interface:

    • 250x 23x GPIO

    • 116x LVDS

  • Power Supply:

    • 5V

    • Minimum 1A
  • Dimension: 25m x 86.5m

  • Others:

    • Instrumentation Amplifier

    • Differential Amplifier

    • Operational Amplifier

...

Scroll Title
anchorFigure_OV_BD
titleTEI0016 block diagram


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision68
diagramNameTEI0016_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only


...

The FPGA configuration for Intel MAX 10 FPGAs can be stored through JTAG interface either in external configuration device (active serial configuration memory SPI Flash U5) or on the FPGA itself since the Intel MAX 10 FPGA offers non-volatile memory on chip. The FPGA configuration is loaded from the non-volatile memory when the board is powered up.

...

Scroll Title
anchorTable_OBP_IOs
titleFPGA I/O Banks

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA BankI/O Signal CountConnected toNotes
Bank 1A71x14 Pin header, J1AIN0...6
1Jumper, J3AIN7
Bank 1B51x6 Pin header, J4JTAG_EN, TDI, TDO, TMS, TCK
Bank 2


41x14 Pin header, J1D2...5
5A2DADC, U15ADC_EN, ADC_SDI, ADC_SDO, ADC_SCK, ADC_CNV
112MHz Oscillator, U7CLK12M
2Amplifier, U12nIAMP_A0, nIAMP_A1
Bank 322SDRAM, U2RAM_ADDR_CMD
Bank 59

1x14 Pin header, J2

DIO6...14
21x14 Pin header, J1DIO0...1
1D12_RDIO12
Bank 616SDRAM, U2DQ0...15
2SDRAM, U2DQM0...1
1D11_RDIO11
Bank 8



8User Red LEDs, D2...9LED0...7
6SPI Flash, U5F_CS, F_CKCLK, F_DI, F_DO, nSTATUS, DEVCLRn
1Red LED, D10CONF_DONE
6FTDI JTAG/UART Adapter, U3BDBUS0...5
1Push Button, S2USER_BTN


...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
SDRAMU2
FTDI FT2232HU3JTAG/UART Adapter
Active Serial ConfigurationSPI FlashU5
EEPROMU9
OscillatorU712MHz clock source
ADCU6Analog to Digital Convertor
8x User LEDsD2...9Red LEDs
Push ButtonsS1...2


...

Scroll Title
anchorTable_OBP_FTDI
titleFTDI chip interfaces and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FTDI Chip U3 PinSignal Schematic NameConnected toNotes
ADBUS0TCKFPGA bank 1B, pin G2JTAG interface
ADBUS1TDIFPGA bank 1B, pin F5
ADBUS2TDOFPGA bank 1B, pin F6
ADBUS3TMS

FPGA bank 1B, pin G1

BDBUS0BDBUS0FPGA bank 8, pin A4user configurable
BDBUS1BDBUS1FPGA bank 8, pin B4user configurable
BDBUS2BDBUS2FPGA bank 8, pin B5user configurable
BDBUS3BDBUS3FPGA bank 8, pin A6user configurable
BDBUS4BDBUS4FPGA bank 8, pin B6user configurable
BDBUS5BDBUS5FPGA bank 8, pin A7user configurable

...


SPI Flash

On-board serial configuration memory (U5) is provided by Winbond with 64 MBit (8 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration via JTAG interface. The memory is connected to FPGA bank 8 via SPI interface.

...

Scroll Title
anchorTable_OBP_A2DADC
titleA2D ADC converter interface and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinsConnected toNotes

IN+

U8, VOUTVREF_ADC
IN-U12, VOUT
SDIBank 2, ADC_SDI
SDOBank 2, ADC_SDO
SCKBank 2, ADC_SCK
CNVBank 2, ADC_CNV


...

Scroll Title
anchorFigure_PWR_PD
titlePower Distribution


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision23
diagramNameTEI0016_PWR_PD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth640



Scroll Only


...

Scroll Title
anchorTable_PWR_BV
titleZynq Intel Max 10 SoC bank voltages.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank          

Schematic Name

Voltage

Notes
Bank 1AVCCIO1A3.3V
Bank 1B

VCCIO1B

3.3V
Bank 2VCCIO23.3V
Bank 3VCCIO33.3V
Bank 5VCCIO53.3V
Bank 6VCCIO63.3V


Bank 8VCCIO83.3V



...

Scroll Title
anchorTable_TS_AMR
titleAbsolute maximum ratings

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SymbolsDescriptionMinMaxUnitReference Document

VIN 

Supply voltage4.755.25V
VCC_ONESupply voltage for core and periphery through on-die voltage
regulator		-0.53.9VIntel MAX 10 datasheet
VCCIO

Supply voltage for input and output buffers

-0.53.9VIntel MAX 10 datasheet
VCCASupply voltage for phase-locked loop (PLL) regulator and ADC-0.53.9VIntel MAX 10 datasheet
V_AN_INAnalog Input Voltage on ADC IC U15 U6 pins-0.15.1VADAQ7988B datasheet
V_REFAnalog reference voltage on IC U15U6-3.27.7VADAQ7988B datasheet
CH1+Analog input voltage on amplifier U12 pin 10
25VAD8251ARMZ datasheet
CH1-Analog input voltage on amplifier U12 pin 10
25VAD8251ARMZ datasheet

T_STG

Storage Temperature-40+85°C



Recommended Operating Conditions

...