Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

Custom_table_size_100

Page properties
hiddentrue
idComments

...

Design Name always "TE Series Name" + optional CPLD Name + "CPLD"

...

HTML
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
  width: 100% !important;
  max-width: 1200px !important;
 }
</style>
Scroll Only (inline)
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware
Scroll pdf ignore

Table of contents

Table of Contents
outlinetrue

DateVersionChangesAuthor
2023-02-072.2
  • added column 'Firmware release' in 'Document Change History' table
  • changed template revision from list to table
ma
-2.1
  • Fix problem with pdf export and side scroll bar
-
-2.0
  • add fix table of content
  • add table size as macro
  • removed page initial creator
-


Overview

Scroll Ignore
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue

...


TEI0006 firmware for Intel MAX 10 FPGA U18:

...

10M08SAU169

Feature Summary

  • JTAG routing
  • UART routing
  • LED control
  • User IO
  • Power

...

  • management
  • Reset
  • Configuration mode selection
  • programming Oscillator SI5345A

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Scroll Ignore
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue

Port Description

Name / opt. VHD NameDirectionPinPullup/DownBank PowerDescription

...

BASE_BTN1

...

AIN
D2--3.3VB2B connector J2-115 / currently_not_used
AIN0
D1--

...

3.3V

...

B2B connector J2-116 / currently_not_used
AIN1
F1--3.3VB2B connector J2-117 / currently_not_used
AIN2
E1--3.3VB2B connector J2-121 / currently_not_used
AIN3
E4--3.3VB2B connector J2-118 / currently_not_used
AIN4
C2--3.3VB2B connector J2-128 / currently_not_used
AIN5
E3--3.3VB2B connector J2-123 / currently_not_used
AIN6
C1--3.3VB2B connector J2-122 / currently_not_used
AIN7
B1--3.3VB2B connector J2-130 / currently_not_used
CONF_DONEinN7--1.8VIOConfiguration done pin, Intel Cyclone 10 GX
DATA0inN5--1.8VIOIntel Cyclone 10 GX → LED_FP_4
DCLKinM4--1.8VIODedicated configuration clock pin, Intel Cyclone 10 GX / currently_not_used
DEV_CLRNoutJ5--1.8VIOused as I/O, Intel Cyclone 10 GX ↔ B2B J2-154 (TEIB0006 → LED2)

...

DIS_GROUP1outK12--3.3VFast Discharging
DIS_GROUP2outK10--3.3VFast Discharging
DIS_GROUP3outJ9--3.3VFast Discharging
DIS_GROUP4outJ12--3.3VFast Discharging
EN_0V9outE9--3.3VPower enable signal 0.9V
EN_0V95outJ10--3.3VPower enable signal  0.95V
EN_1V8outD9--3.3VPower enable signal 1.8V
EN_

...

1V8VIOoutL12

...

--3.3VPower enable signal 1.

...

8VIO
EN_

...

1V35outD12

...

--3.3VPower enable signal 1.

...

35V
EN_

...

VTToutC11

...

--3.3VPower enable signal

...

VTT

...

ETH1_

...

CLK125out

...

N3--1.8VIOcurrently_not_used
ETH1_RXDVoutJ2--1.8VIOcurrently_not_used
F_TCKoutN2--

...

1.8VIOJTAG, Intel Cyclone 10 GX
F_TDI

...

outM2--1.8VIOJTAG, Intel Cyclone 10 GX
F_TDO

...

inM3--1.8VIOJTAG, Intel Cyclone 10 GX
F_TMS

...

outK1--1.8VIOJTAG, Intel Cyclone 10 GX
I2C1_SCLinoutD11--3.3Vcurrently_not_used
I2C1_SDAinoutC13--3.3Vcurrently_not_used
I2C_18_RSToutH6--1.8VIOcurrently_not_used
I2C_SCL

...

inoutK2--1.8VIOClock signal for I2C interface
I2C_SDA

...

inoutL2--1.8VIOData signal for I2C interface
INIT_DONEoutL4--1.8VIOused as I/O, Intel Cyclone 10 GX ↔ B2B J2-154 (TEIB0006 → USER_BTN2)
LED_FP_1outB13--3.3Vred led D1, status led

...

LED_FP_2outB11--3.3V

user defined, green led D2

...

LED_FP_3outA12--3.3Vuser defined, green led D3
LED_FP_4outB12--3.3Vuser defined, green led D4
M10_CLKinG9--3.3VClock input signal, 25 MHz
M10_IO1outK5--1.8VIOUART → Intel Cyclone 10 GX
M10_IO2inN6--1.8VIOUART ← Intel Cyclone 10 GX
M10_IO3inJ6--1.8VIOIntel Cyclone 10 GX → LED_FP_2
M10_IO4inK6--1.8VIOIntel Cyclone 10 GX → LED_FP_3
MAX_IO1outE8--3.3VB2B connector J2-134 / currently_not_used
MAX_IO2outA4--3.3VB2B connector J2-136 / currently_not_used
MAX_IO3outD8--3.3VB2B connector J2-140 / currently_not_used
MAX_IO4inB4--3.3VB2B connector J2-142 / currently_not_used
MAX_IO5outA6--3.3VB2B connector J2-146 / Led "LED1" from carrier board TEIB0006
MAX_IO6outA3--3.3VB2B connector J2-148 / Led "LED2" from carrier board TEIB0006
MAX_IO7inC9--3.3VB2B connector J2-152 / User button "USER_BTN1" from carrier board TEIB0006
MAX_IO8inB3--3.3VB2B connector J2-154 / User button "USER_BTN2" from carrier board TEIB0006
MAX_IO9outE6--3.3VB2B connector J2-127 / currently_not_used
MAX_IO10outD6--3.3VB2B connector J2-129 / currently_not_used
MAX_IO11outB5--3.3VB2B connector J2-133 / currently_not_used
MAX_IO12outB6--3.3VB2B connector J2-135 / currently_not_used
MAX_IO13outA7--3.3VB2B connector J2-139 / currently_not_used
MAX_IO14outA8--3.3VB2B connector J2-141 / currently_not_used
MAX_IO15outA9--3.3VB2B connector J2-145 / currently_not_used
MAX_IO16inB2--3.3VB2B connector J2-98 / currently_not_used
MAX_IO17outA10--3.3VB2B connector J2-151 / UART → TEIB0006
MAX_IO18inB10--3.3VB2B connector J2-153 / UART ← TEIB0006
MAX_IO19outA11--3.3VB2B connector J2-74 / Power enable signal 3.3V for carrier board TEIB0006 → EN_3V3MB
MAX_IO20inC10Pullup3.3VB2B connector J2-76 / Power good signal 3.3V for carrier board TEIB0006 → PG_MB_3.3V
MAX_IO22inA5Pullup3.3VB2B connector J2-82 / Power good signal 1.8V for carrier board TEIB0006 → PG_MB_1.8V
MAX_IO23outH9--3.3VB2B connector J2-86 / Power enable signal 1.8V for carrier board TEIB0006 → EN_1V8MB
MAX_IO25inH13--3.3VB2B connector J2-92 / currently_not_used
MAX_IO26outH8--3.3VB2B connector J2-94 / currently_not_used
MSEL0outM7--1.8VIOconfiguration mode selection, Intel Cyclone 10 GX
MSEL1outM9--1.8VIOconfiguration mode selection, Intel Cyclone 10 GX
NCONFIGoutM8--1.8VIOFPGA configuration pin, Intel Cyclone 10 GX
NSTATUSinM5--1.8VIOFPGA configuration pin, Intel Cyclone 10 GX
PG_0V9inE10--3.3VPower Good signal 0.9V, U4
PG_0V95inH10--3.3VPower Good signal 0.95V, U7
PG_1V8inF8--3.3VPower Good signal 1.8V, U5
PG_1V8VIOinK11--3.3VPower Good signal 1.8VIO, U6
PG_1V35inE12--3.3VPower Good signal 1.35V, U8
PG_

...

VADJinG10

...

--3.3VPower Good signal

...

VADJ,

...

U11
PHY1_33LED1outF10--3.3VB2B connector J2-67 / green led from RJ45-connector on carrier board TEIB0006

...

PHY1_33LED2outF9--3.3VB2B connector J2-69 / yellow led from RJ45-connector on carrier board TEIB0006

...

PHY1_LED1inJ1--1.8VIOled output pin from ethernet phy U2

...

PHY1_LED2inH5--1.8VIOled output pin from ethernet phy U2

...

PLL_RSToutL3--1.8VIODevice reset for porgrammable oscillator SI5345A, U14
TCK

...

inG2--3.3V

...

B2B connector

...

J2-157 / JTAG
TDI

...

inF5--3.3V

...

B2B connector

...

J2-159 / JTAG
TDO

...

outF6--3.3V

...

B2B connector

...

J2-158 / JTAG
TMS

...

inG1

...

--3.3V

...

B2B connector

...

J2-160 / JTAG
VADJ_ENoutC12--3.3V

...

Power enable signal

...

VADJ
VADJ_VS0outF12--3.3VVoltage selection signal

...

VADJ
VADJ_VS1outE13--3.3VVoltage selection signal

...

VADJ

...

Note: Other pins of system controller Intel MAX 10 (U18) are currently not used.

...

Functional Description

JTAG

JTAG access to TEI0006 SoM is only through B2B connector J2 available. The JTAG signals are routed directly from B2B connector through Intel MAX 10 to Intel Cyclone 10 GX.

Access between Intel MAX 10 and Intel Cyclone 10 GX can be selected via the JTAGEN pin. The JTAGEN pin is already pulled up to 3.3V for access to Intel MAX 10. For access to Intel Cyclone 10 GX the JTAGEN pin has to pulled down to GND on B2B connector J2-105.

With carrier board TEIB0006:

DIP-Switch S1-1

...

JTAG selection
OFFIntel MAX 10

...

ONIntel Cyclone 10 GX

UART

UART signals are routed directly from B2B connector through Intel MAX 10 to Intel Cyclone 10 GX.

B2BMAX 10 Cyclone 10 GX
 J2-153MAX_IO18M10_IO1
J2-151MAX_IO17M10_IO2

LED and user buttons

...

The LED1 (B2B connector → J2-146)

...

  on the TEIB0006 is connected to the user button

...

USER_BTN1 (B2B connector → J2-152) and NCONFIG pin.

...

For the other LEDs and user buttons of the TEIB0006 see the table below:

TEIB0006B2BMAX10Cyclone 10 GX
SignalPin locationSignal
SignalPin location
USER_BTN1J2-152MAX_IO7NCONFIG--
USER_BTN2J2-154MAX_IO8INIT_DONEAA13
LED2J2-148MAX_IO6DEV_CLRNAC12


The LED '

BASE_LED2 (B2B connector → J2-148) is connected to user button BASE_BTN2 (B2B connector → J2-154).

BASE_BTN2 is also connected to vin_fault input of power sequencer. Vin_fault indicates an external fault, the design sequences all power regulators down, when asserted.

LED_FP_1

...

' is used as status led:

Blink sequenceConditionDescription
*oooooooNCONFIG=0Cyclone 10 GX is in reset state
**ooooooNSTATUS=0Cyclone 10 GX: Error during configuration
***ooooo--Power sequencer error
****oooo--PLL configuration error
ONCONF_DONE=0Cyclone 10 GX is not configured


The following LEDs on the TEI0006 module can be controlled directly by the Cyclone 10 GX:

Cyclone 10 GXMAX10
SignalPin location
LED
M10_IO3 AC13LED_FP_2

...

ON → no fault detected

...

M10_IO4 AB13LED_FP_3

...

DATA0 AE10LED_FP_4

...


The signals for the Ethernet LEDs are routed through the MAX10 as follows:

PHY1_LED1

...

→ B2B connector J2-67 / PHY1_33LED1

...

PHY1_LED2

...

→ B2B connector J2-69 / PHY1_33LED2

...

Power

All power regulators are controlled by the power sequencer core. It enables and discharges the power regulators and monitors the power good signals.

The power-up sequence corresponds to Intel's recommendations and is shown in the table below:

Power GroupPower enablePower goodNotes
0

EN_0V9

PG_0V9

--

1

EN_0V95

PG_0V95

--

2EN_1V8PG_1V8--
3

EN_1V8VIO

PG_1V8VIO

--

EN_1V35

PG_1V35

--

EN_VTT

--

--

VADJ_EN

PG_VADJ

1.8V (default)

MAX_IO19

MAX_IO20

B2B J2-74/J2-76 / Signals for 3.3V on carrier board TEIB0006 → EN_3V3MB/PG_MB_3.3V

MAX_IO23

MAX_IO22

B2B J2-86/J2-82 / Signals for 1.8V on carrier board TEIB0006 → EN_1V8MB/PG_MB_1.8V
(required for VCCIO voltage at Bank 2J/2K)

The voltages for Bank 2K ( VCCIO2K) and Bank 2J (VCCIO2J) are supplied externally via the B2B connectors (J1-53/53 and J2-29/30).

Output voltage VADJ of power regulator U11 is set to 1.8V via VADJ_VS0

...

and VADJ_VS1 pin

...

. Possible selectable voltages are 1.8V, 2.5V and 3.0V.

Reset

...

The PLL_RST for the programmable Oscillator SI5345A

...

is set to logical one.

Configuration mode selection

...

The Configuration mode is

...

set to AS/

...

Fast with the MSEL0 and MSEL1 pins.

Programmable Oscillator SI5345A

The volatile memory of the programmable Oscillator SI5345A is configured via I2C interface with following clock frequencies

...

:

PLL outModeFrequencyI/O Standard
OUT0enabled100 MHzLVDS
OUT1enabled100 MHzLVDS
OUT2enabled100 MHzLVCMOS
OUT3unused----
OUT4unused----
OUT5enabled200 MHzLVDS
OUT6enabled100 MHzLVDS
OUT7enabled125 MHzLVDS
OUT8unused

...

----

...

OUT9unused

...

----

...

Appx. A: Change History and Legal Notices

Scroll Ignore
scroll-pdftrue
scroll-officetrue
scroll-chmtrue
scroll-docbooktrue
scroll-eclipsehelptrue
scroll-epubtrue
scroll-htmltrue

Revision Changes

  • REV03 to REV04
    • add status LED
    • rework LED connection to Cyclone 10 GX
    • add external power good signals to power sequencer
    • change configuration mode from AS/Standard to AS/Fast
    • remove SI5345A outputs OUT8 and OUT9
  • REV02 to REV03
    • add Power Sequencer Core
    • programm Oscillator SI5345A via I2C interface
  • REV01 to REV02
    • add VADJ configuration for power regulator U11

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

Page properties
hiddentrue
idComments
  • Note this list must be only updated, if the document is online on public doc!
  • It's semi automatically, so do following
    • Add new row below first

    • Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template

    • Metadata is only used of compatibility of older exports


DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.

...

REV04

...

REV04

Page info
modified-user
modified-user

  • Firmware REV04 release
2020-01-28v.3REV03REV02Thomas Dück
  • add power sequencer
  • programming Oscillator SI5345A
2019-08-27v.1

...

REV01

...

REV01Thomas Dück
  • Initial release

All

Page info
modified-users
modified-users


Legal Notices

Include Page
IN:Legal Notices
IN:Legal Notices


Scroll Only


HTML
<style>
.wiki-content .columnLayout .cell.aside {
width: 0%;
}</style>



HTML
<style>
.wiki-content .columnLayout .cell.aside {
width: 20%;
}</style>


Scroll pdf ignore


Custom_fix_page_content

Table of contents

Table of Contents
outlinetrue