Versions Compared

Old Version 4

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 5

changes.mady.by.user Pedram Babakhani

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_OV_MC
titleTEBA0714 main components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision3
diagramNameTEBA0714_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only


  1. 6-pin header J26 for selecting PL-bank I/O voltage
  2. 6-pin header J27 for selecting XMOD/JTAG VCCIO
  3. Samtec Razor Beam™ LSHM-150 B2B connector, JM1
  4. Samtec Razor Beam™ LSHM-150 B2B connector, JM2
  5. XMOD header, JX1
  6. Ultra small SMT coaxial connector, J5
  7. Ultra small SMT coaxial connector, J6
  8. Ultra small SMT coaxial connector, J7
  9. Ultra small SMT coaxial connector, J8
  10. User LED D1 (green)
  11. User LED D2 (red)
  12. LED D3 (red) indicating FPGA's 'Programming DONE'-signal
  13. SFP+ Connector, J1
  14. 10-pin header solder pads J4 for access to SoM's PL I/O-banks (LVDS pairs possible)
  15. 16-pin header solder pads J3, JTAG/UART header with ADC and MGT clock input
  16. 50-pin header solder pads J20 for access to SoM's PL I/O-banks (LVDS pairs possible)
  17. 50-pin header solder pads J17 for access to SoM's PL I/O-banks (LVDS pairs possible)

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

  • VCCIO voltage selection jumpers are all set to 1.8 V.
  • Pin headers (not soldered to the board, but included in the package as separate component)
Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

-

-

-


...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Notes
B2B ConnectorI/O Signal CountVoltage LevelNotes
JM1User I/O54 single ended or 27 differential-
MGT lanes4 differential pairs, 2 lanes-
MGT reference clock input1-
JTAG4-
SoM control signals2'PROG_B', 'DONE'
ADC interface1 differential pair-
JM2User I/O36 single ended or 18 differential-
SFP+ Interface control signals8-
QSPI interface6-
UART interface2-
User LEDs2Red, Green
SoM control signals1'BOOTMODE'FPGA BankB2B ConnectorI/O Signal CountVoltage Level



JTAG Interface

JTAG access to the TExxxx SoM through B2B connector JMX.

Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

B2B Connector
TCK
TMS
JM1-90
TDIJM1-86
TDO
JM1-88
TMSJM1-92
TCK
JTAG_EN


MIO Pins

Page properties
hiddentrue
idComments

you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.

Example:

MIO PinConnected toB2BNotes
MIO12...14

SPI_CS , SPI_DQ0... SPI_DQ3

SPI_SCK

J2QSPI


...