Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Note for Download Link of the Scroll ignore macro:


Scroll Ignore

Download PDF version of this document.


Scroll pdf ignore

Table of Contents

Table of Contents

...

Page properties
hiddentrue
idComments

Note:
 'description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

Key Features'  must be split into 6 main groups:

  • FPGA/Module
    • Package:
    • Speed:
    • Temperature:
  • RAM/Storage
    • E.g. SDRAM, SPI
  • On Board
    • E.g. CPLD, PLL
  • Interface
    • E.g. ETH, USB, B2B, Display port
  • Power
    • E.g. Input supply voltage
  • Dimension
  • FPGA: Xilinx Artix 7 (XC7A100T)
    • Package:  FGG484 (Compatible with 
    • Speed: -1 (Slowest)
    • Temperature: Industrial Grade (–40°C to +100°C) 
  • RAM/Storage:
    • 1x NOR SPI FLASH (128M x 4)
    • 1x EEPROM (16K x 8)
  • On Board:
    • 4x Deserializer IC (3.12 Gbps)
    • 4x I2C and SMBus I/O Expander
    • 1x Programable Clock Generator
    • 1x Clock Generator
  • Interface:
    • 2x VITA 57 SEAM/SEAF Series 
    • 4x Coaxial Connectors
  • Power:
    • 4x Voltage Regulators 
    • 3.3 Supply Voltage
  • Dimension: 72 mm x 65 mm

Block Diagram

...

Scroll Title
anchorFigure_OV_BD
titleTEF0003 block diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision910
diagramNameTEF0003_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Main Components

...

Scroll Title
anchorTable_OV_RST
titleReset Process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

DescriptionNote

PRSNT_TOP

Lattice MachXO Configuration Pin


PROG_BArtix 7 Configuration Pin, Connected to 1.8


Signals, Interfaces and Pins

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
SPI FlashU9
EEPROMU4
OscillatorOscillatorsU11,U10


Quad SPI Flash Memory

...

Scroll Title
anchorTable_OBP_CLK
titleOsillators

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorDescriptionFrequencyNote
U4Oscillator, 25 MHzMHz
U10Programmable Clock GeneratorMHzVariable


Programmable Clock Generator

...

Scroll Title
anchorTable_OBP_PCLK
titleProgrammable Clock Generator Inputs and Outputs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Si5345A Pin
Signal Name / Description
Connected ToDirectionNote

IN0

Reference input clock.

U11Input25.00 MHz oscillator, SiT8008BI
IN1FMCT_GBTCLK0J6EInputFMC Pcam Adapter
IN2FMCT_GBTCLK1J6EInputFMC Pcam Adapter
IN3FMCT_CLK0J6EInputFMC Pcam Adapter

XAXB

-

GNDInput54.0000 MHz XTAL CX3225SB
SCLKPLL_SCLJ8, U20InputEEPROM Programming
SDAPLL_SDAJ8, U20InputEEPROM Programming
OUT0

GA_PCLK

U5/U1Output

FPGA bank 15

OUT1GB_PCLKU6/U1Output

FPGA bank 15

OUT2GC_PCLKU7/U1Output

FPGA bank 15

OUT3GD_PCLKU8/U1Output

FPGA bank 15

OUT4CLK4_PU1HOutput
OUT5GBTCLK0J1E/J6EOutput
OUT6

GBTCLK1

J1E/J6E

Output


OUT7GBTCLK0J1EOutput
OUT8/OUT9CLK8/CLK9Not ConnetedPulled lowOutputNot Used


Power and Power-On Sequence

...

Scroll Title
anchorTable_PWR_PR
titleModule power rails.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Power Rail Name

FMC  Adapter J1G Pin

FMC Adapter J6G Pin

DirectionNotes
12VC35, C37C35, C37Input
3P3VAUXD32D32Input
3P3VD36, D38, D40, C39D36, D38, D40, C39Input

VREFA

H1H1Input
VREFBK1K1Input
VIOBJ39, K40J39, K40Input
VADJH40, G39, F40, E39H40, G39, F40, E39Input


...

Scroll Title
anchorTable_PWR_BV
titleZynq SoC bank voltages.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank          

Schematic Name

Voltage

Notes
Bank 13VCCO_131.8 V
Bank 14VCCO_141.8 V
Bank 15

VCCO_15

1.8 V
Bank 16VCCO_16VADJ1.8 V
Bank 34VCCO_341.8 V
Bank 35VCCO_35VADJ1.8 V
Bank 0VCCO_01.8 V

Board to Board Connectors

Page properties
hiddentrue
idComments
  • This section is optional and only for modules.
  • use "include page" macro and link to the general B2B connector page of the module series,

    For example: 6 x 6 SoM LSHM B2B Connectors
    include
    PD:6 x 6 SoM LSHM B2B ConnectorsPD:6 x 6 SoM LSHM B2B Connectors



    Technical Specifications

    Absolute Maximum Ratings

    ...

    • Module size: 84 mm × 65 mm.  Please download the assembly diagram for exact numbers.

    • Mating height with standard connectors: 10 mm.

    PCB thickness: 1.54 56 mm.

    Page properties
    hiddentrue
    idComments

    In 'Physical Dimension' section, top and bottom view of module must be inserted, information regarding physical dimensions can be obtained through webpage for product in Shop.Trenz, (Download> Documents> Assembly part) for every SoM.

    For Example: for Module TE0728, Physical Dimension information can be captured by snipping tools from the link below:

    https://www.trenz-electronic.de/fileadmin/docs/Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0745/REV02/Documents/AD-TE0745-02-30-1I.PDF

    Note

    For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .


    ...

    Scroll Title
    anchorTable_VCP_SO
    titleTrenz Electronic Shop Overview

    Scroll Table Layout
    orientationportrait
    sortDirectionASC
    repeatTableHeadersdefault
    sortByColumn1
    sortEnabledfalse
    cellHighlightingtrue

    Trenz shop TEF0003 overview page
    English pageGerman page


    Revision History

    Hardware Revision History

    ...