changes.mady.by.user ED
Saved on 22 11, 2019
...
BOOTSEL[1..0] Signal State
00
FPGA
Reset
HPS cold reset