Versions Compared

Old Version 14

changes.mady.by.user Pedram Babakhani

Saved on

compared with

New Version 15

changes.mady.by.user Pedram Babakhani

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_OV_MC
titleTE0821 main components


Scroll Ignore
draw.io Diagram
borderfalse
diagramNameTE0821_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramDisplayName
lboxtrue
diagramWidth641
revision56


Scroll Only

Image Modified


  1. Xilinx Zynq UltraScale+ XCZU3EG, U1
  2. Red LED (ERR_OUT), D3
  3. Green LED (ERR_STATUS), D4
  4. Red LED (DONE), D1
  5. GigaBit Ethernet Transceiver10/100/1000 Mbps energy efficient ethernet transceiver, U8
  6. 8Gb DDR4, U2-U3
  7. 512 Mb SPI FlashMbit QSPI flash memory, U7-U17
  8. Board to Board ConnectorB2B connector Samtec Razor Beam, JM1
  9. Programmable clock generator, U10
  10. USB2.0 Transceiver,  U18
  11. Board to Board ConnectorB2B connector Samtec Razor Beam, JM3Board to Board Connector
  12. B2B connector Samtec Razor Beam, JM2
  13. 8 GByte eMMC , U17memory, U6
  14. Lattice Semiconductor MachXO2 System Controller CPLD, U21

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

SPI QSPI Flash OTP AreaMemory

Not programmed

Except serial number programmed by flash vendor.

SPI Flash Quad Enable bit

Programmed

-

SPI Flash main array

Not programmed

-

eFUSE USER

Not programmed

-

eFUSE Security

Not programmed

-


eMMC Memory

Not programmed


Programmable Clock GeneratorSi5338 OTP NVMNot programmed-
CPLD (LCMXO2-256HC)SC0820-02 QSPI FirmwareSee Boot Process section.


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

...

Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BI/ONote

EN

JM1-28InputCPLD Enable Pin


Signals, Interfaces and Pins

...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA BankTypeB2B ConnectorI/O Signal Count
I/O Signal Count
Voltage LevelNotes
64
24
HP
HDJM2

48

User
24x I/O, 12x  LVDS PairsVariable Max voltage 3.3V
25HDJM124x I/O, 12x  LVDS PairsVariable Max voltage 3.3V
26HDJM124x I/O, 12x  LVDS PairsVariable Max voltage
1
3.
8V
3V
64
44
HP
HDJM2

2

24x I/O, 12x  LVDS PairsVariable
User
Max voltage
1
3.
8V
3V
65

HP

JM2

18

18x I/O, 9x LVDS Pairs

Variable
User
Max voltage 1.8V

65

HP

JM3

16

16x I/O, 8x LVDS Pairs

Variable

User

Max voltage 1.8V

66

HP

JM1

48

User

Variable

Max voltage 1.8V
500
505
MIO
GTR
JM181.8V-
JM316x I/O, 8x LVDS Pairs-4x lanes

501

MIO

JM1

6

3.3V

-
505GTR CLKJM3
4 lanes
1x Diff Clock-
-

501

505

MIO

GTR CLK

JM3

1 differential input

-

JM1

15 I/O

3.3V

-




JTAG Interface

JTAG access to the TExxxx SoM through B2B connector JMX.

...