You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 41 Next »

This section describes how the various pins on B2B connectors JM4 and JM5 connect with TE0320 on-board components. In this chapter, most of naming conventions and colour coding scheme are taken from the official Xilinx Spartan-3A DSP documentation.

Pin Labelling

The pin label is abbreviated but descriptive for each pin. All I/O pins begin with IO. If a pin can be used as a differential signal, the name includes an _Lxxy_b suffix, where

  • L indicates that the pin is part of a differential pair
  • xx is a two-digit integer, unique for each bank, that identifies a differential pin-pair
  • y is the signal polarity and is replaced by P for the positive signal or N for the negative. These two pins form one differential pin-pair
  • b is an integer, 0 through 2 for TE0320, indicating the associated I/O bank.

Dual- or multi-purpose pins have a name composed of the signal names referring to each possible pin function (e. g. IO_L52P_2 / D0 / DIN / MISO). _B is used as the active-Low designator, as in CSI_B.

A differential clock input requires two global clock inputs. The P and N inputs follow the same configuration as for standard inputs on those pins. The clock inputs that get paired together are consecutive pins in clock number, an even clock number and the next higher odd value. For example, GCLK0 and GCLK1 are a differential pair.

Pin Types

Most pins of B2B connectors JM4 and JM5 are general-purpose, user-defined I/O pins (GPIOs). There are, however, up to 9 different functional types of pins on the TE0320, as outlined in the table below. In pin-out tables JM4 and JM5, the individual pins are colour-coded according to pin type as in the table below.

type
colour code

type of pins description

I/O

Unrestricted, general-purpose user-I/O pin. Most pins can be paired together to form differential I/Os.

DUAL

 

Dual-purpose pin used in some configuration modes during the configuration process and then usually available as a user I/O after configuration. If the pin is not used during configuration, this pin behaves as an I/O-type pin. See Xilinx UG332: Spartan-3 Generation Configuration User Guide for additional information on these signals.

VREF

VREF0 provides a reference voltage input for certain I/O standards. See paragraph 6.9 Voltage Reference VREF0 for additional information on this signal.

CLK

Either a user-I/O pin or an input to a specific clock buffer driver. Packages have 16 global clock inputs that optionally clock the entire device. See the Using Global Clock Resources chapter in UG331: Spartan-3 Generation FPGA User Guide for additional information on these signals.

CONFIG

Dedicated configuration pin, two per device. Not available as a user-I/O pin. Every package has two dedicated configuration pins. These pins are powered by VCCAUX. See Xilinx UG332: Spartan-3 Generation Configuration User Guide for additional information on these signals.

PWRMGMT

 

Control and status pins for the power-saving Suspend mode. SUSPEND is a dedicated pin and is powered by VCCAUX. AWAKE is a Dual-Purpose pin. Unless Suspend mode is enabled in the application, AWAKE is available as a user-I/O pin.

JTAG  

Dedicated JTAG pin - 4 per device. Not available as a user-I/O pin. Every package has four dedicated JTAG pins. These pins are powered by VCCAUX.

GND

Dedicated ground pin. All must be connected.

TE

Trenz Electronic specific pin type. See the description of each pin in the user manual for additional information on the corresponding signals.

Types of pins on TE0320


B2B Connectors Pin-Out

  • JM4 pin-out 


sup
ply
banktypeFPGA
pin
FPGA
ball
JM4
signal
JM4pinJM4
singal
FPGA
ball
FPGA
pin
typebanksup
ply
3.3 V-out--3.3V12GND--GNDGNDGND
VcccIO00I/OIO_L20P_0F15JM4-IO0134B2B_D_P--I/O-USB
VcccIO00I/OIO_L21N_0C16JM4-IO0256B2B_D_N--I/O-USB
GNDGNDGND--GND78JM4-IO34K12IO_L39N_0I/O0VcccIO0
VcccIO00I/OIO_L21P_0D17JM4-IO03910JM4-IO35J12IO_L39P_0I/O0VcccIO0
VcccIO00I/OIO_L22N_0C15JM4-IO041112JM4-IO36D8IO_L40N_0I/O0VcccIO0
VcccIO00I/OIO_L22P_0D16JM4-IO051314JM4-IO37C8IO_L40P_0I/O0VcccIO0
VcccIO00I/OIO_L23N_0A15JM4-IO061516GND--GNDGNDGND
VcccIO00I/OIO_L23P_0B15JM4-IO071718JM4-IO38C6IO_L41N_0I/O0VcccIO0
VcccIO00I/OIO_L24N_0F14JM4-IO081920JM4-IO39B6IO_L41P_0I/O0VcccIO0
VcccIO00I/OIO_L24P_0E14JM4-IO092122JM4-IO40C7IO_L42N_0I/O0VcccIO0
GNDGNDGND--GND2324JM4-IO41B7IO_L42P_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L25N_0
GCLK5
J14JM4-IO102526JM4-IO42K11IO_L43N_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L25P_0
GCLK4
K14JM4-IO112728JM4-IO43J11IO_L43P_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L26N_0
GCLK7
A14JM4-IO122930VcccIO0--I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L26P_0
GCLK6
B14JM4-IO133132JM4-IO44D6IO_L44N_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L27N_0
GCLK9
G13JM4-IO143334JM4-IO45C5IO_L44P_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L27P_0
GCLK8
F13JM4-IO153536JM4-IO46B4IO_L45N_0I/O0VcccIO0
VREF0in--VREF03738JM4-IO47A4IO_L45P_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L28N_0
GCLK11
C13JM4-IO163940JM4-IO48H10IO_L46N_0I/O0VcccIO0
VcccIO00I/O
GCLK
IO_L28P_0
GCLK10
B13JM4-IO174142JM4-IO49G10IO_L46P_0I/O0VcccIO0
VcccIO00I/OIO_L29N_0B12JM4-IO184344VcccIO0--I/O0VcccIO0
VcccIO00I/OIO_L29P_0A12JM4-IO194546JM4-IO50H9IO_L47N_0I/O0VcccIO0
VcccIO00I/OIO_L30N_0C12JM4-IO204748JM4-IO51G9IO_L47P_0I/O0VcccIO0
VcccIO00I/OIO_L30P_0D13JM4-IO214950JM4-IO52E7IO_L48N_0I/O0VcccIO0
GNDGNDGND--GND5152JM4-IO53F7IO_L48P_0I/O0VcccIO0
VcccIO00I/OIO_L33N_0B10JM4-IO225354JM4-IO54B3IO_L51N_0I/O0VcccIO0
VcccIO00I/OIO_L33P_0A10JM4-IO235556JM4-IO55A3IO_L51P_0I/O0VcccIO0
VcccIO00I/OIO_L34N_0D10JM4-IO245758GND--GNDGNDGND
VcccIO00I/OIO_L34P_0C10JM4-IO255960JM4-IO56C23IO_L06N_0I/O0VcccIO0
VcccIO00I/OIO_L35N_0H12JM4-IO266162JM4-IO57D23IO_L06P_0I/O0VcccIO0
VcccIO00I/OIO_L35P_0G12JM4-IO276364JM4-IO58A22IO_L07N_0I/O0VcccIO0
GNDGNDGND--GND6566JM4-IO59B23IO_L07P_0I/O0VcccIO0
VcccIO00I/OIO_L36N_0B9JM4-IO286768JM4-IO60G17IO_L08N_0I/O0VcccIO0
VcccIO00I/OIO_L36P_0A9JM4-IO296970JM4-IO61H17IO_L08P_0I/O0VcccIO0
VcccIO00I/OIO_L37N_0D9JM4-IO307172VccAux--outVccAuxVccAux
VcccIO00I/OIO_L37P_0E10JM4-IO317374TDIG7TDIJTAGVccAuxVccAux
VcccIO00I/OIO_L38N_0B8JM4-IO327576TDOE23TDOJTAGVccAuxVccAux
VcccIO00I/OIO_L38P_0A8JM4-IO337778TCKD4TCKJTAGVccAuxVccAux
GNDGNDGND--GND7980TMSA25TMSJTAGVccAuxVccAux
Pin-out of B2B connector JM4.
  • JM5 pin-out

sup
ply
banktypeFPGA
pin
FPGA
ball
JM5
signal
JM5pinJM5
singal
FPGA
ball
FPGA
pin
typebanksup
ply
TE-in--Vb2b12Vb2b--in-TE
TE-in--Vb2b34Vb2b--in-TE
3.3V1I/O (I2C)IO_L13P_1Y22SCL56/MR--in-3.3V
3.3V1I/O (I2C)IO_L13N_1Y23SDA78/RESETA2PROG_Bin
CONFIG
2VccAux
3.3V
GNDGNDGND--GND910DONEAB21DONEout
CONFIG
VccAuxVccAux
3.3V2I/O
DUAL
IO_L22N_2
DOUT
AE15DOUT1112SPI_DAB15IO_L30N_2
MOSI/CSI_B
SPI in
DUAL
23.3V
3.3V2I/O
DUAL
IO_L01N_2
M0
AD4M01314INIT_BAA15IO_L34P_2
INIT_B
I/O
DUAL
23.3V
3.3V2I/O
DUAL
IO_L01P_2
M1
AC4M11516Vsup--out-TE
3.3V2I/O
DUAL
IO_L02P_2
M2
Y7M21718SPI_QAF24IO_L52P_2
D0/DIN/MISO
SPI out
DUAL
23.3V
3.3V2I/O
DUAL
IO_L07P_2
RDWR_B
Y12RDWR _B1920SPI_/SAA7IO_L02N_2
CSO_B
SPI out
DUAL
23.3V
VccAuxVccAuxin
CONFIG
PROG_BA2B2B _PROGB2122SPI_/CAE24IO_L52N_2
CCLK
SPI out
DUAL
23.3V
3.3 V-out--3.3V2324D4AE12IO_L24N_2
D4
I/O
DUAL
23.3V
3.3V2I/O
PWRMGMT
IO_L22P_2
AWAKE
AD15AWAKE2526D5AF12IO_L24P_2
D5
I/O
DUAL
23.3V
VccAuxVccAuxin
PWRMGMT
SUSPENDV20SUSPEND2728D6AF10IO_L22N_2
D6
I/O
DUAL
23.3V
3.3V2I/O
DUAL
IO_L36N_2
D1
AE18D12930GND--GNDGNDGND
3.3V2I/O
DUAL
IO_L36P_2
D2
AF18D23132D7AE10IO_L22P_2
D7
I/O
DUAL
23.3V
3.3V2I/O
DUAL
IO_L34N_2
D3
Y15D33334J5-IO20AA18IO_L47N_2I/O23.3V
3.3V2I/O
GCLK
IO_L27P_2
GCLK0
Y14J5-IO013536J5-IO21AB18IO_L47P_2I/O23.3V
GNDGNDGND--GND3738J5-IO22AE23IO_L48N_2I/O23.3V
3.3V2I/O
GCLK
IO_L28P_2
GCLK2
AF14J5-IO023940J5-IO23AF23IO_L48P_2I/O23.3V
3.3V2I/OIO_L29N_2AC14J5-IO034142J5-IO24AE25IO_L51P_2I/O23.3V
3.3V2I/OIO_L39N_2AE20J5-IO0443441.2V--out-1.2 V
3.3V2I/OIO_L39P_2AF20J5-IO054546J5-IO25AF25IO_L51P_2I/O23.3V
3.3V2I/OIO_L40N_2AC19J5-IO064748J5-IO26Y9IO_L05N_2I/O23.3V
3.3V2I/OIO_L40P_2AD19J5-IO074950J5-IO27W9IO_L05P_2I/O23.3V
GNDGNDGND--GND5152J5-IO28AF3IO_L06N_2I/O23.3V
3.3V2I/OIO_L41N_2AC20J5-IO085354J5-IO29AE3IO_L06P_2I/O23.3V
3.3V2I/OIO_L41P_2AD20J5-IO095556J5-IO30AF4IO_L07N_2I/O23.3V
3.3V2I/OIO_L42N_2U16J5-IO105758GND--GNDGNDGND
3.3V2I/OIO_L42P_2V16J5-IO115960J5-IO31AE4IO_L07P_2I/O23.3V
3.3V2I/OIO_L43N_2Y17J5-IO126162J5-IO32AD6IO_L08N_2I/O23.3V
3.3V2I/OIO_L43P_2AA17J5-IO136364J5-IO33AC6IO_L08P_2I/O23.3V
2.5 V-out--2.5V6566J5-IO34W10IO_L09N_2I/O23.3V
3.3V2I/OIO_L44N_2AD21J5-IO146768J5-IO35V10IO_L09P_2I/O23.3V
3.3V2I/OIO_L44P_2AE21J5-IO156970J5-IO36Y13IO_L25N_2
GCLK13
I/O
GCLK
23.3V
3.3V2I/OIO_L45N_2AC21J5-IO167172GND--GNDGNDGND
3.3V2I/OIO_L45P_2AD22J5-IO177374J5-IO37AA13IO_L25P_2
GCLK12
I/O
GCLK
23.3V
3.3V2I/OIO_L46N_2V17J5-IO187576J5-IO38AE13IO_L26N_2
GCLK15
I/O
GCLK
23.3V
3.3V2I/OIO_L46P_2W17J5-IO197778J5-IO39AF13IO_L26P_2
GCLK14
I/O
GCLK
23.3V
GNDGNDGND--GND7980J5-IO40W13IO_L20N_2I/O23.3V
Pin-out of B2B connector JM5


  • No labels