You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 2 Next »

The LED is lit when the U_LED line (pin R10) is set high as detailed in the following table.

Signal

FPGA pin

FPGA ball

U_LED

IO_L15P_2(bank 2)

R10

Table 5: user led signal details.

  • No labels