Table of contents
Overview
Firmware for PCB CPLD with designator U39. Second CPLD Device in Chain: LCMX02-1200HC
Feature Summary
- Power Management
- ...
Firmware Revision and supported PCB Revision
See Document Change History
Product Specification
Port Description
Name / opt. VHD Name | Direction | Pin | Pullup/Down | Bank Power | Description |
---|---|---|---|---|---|
BOOT_R / BOOTMODE_R | out | N12 | NONE | 3.3V | If low then the QSPI flash can not be written. (Write protect) |
BOOT_R5 / BOOTMODE_R5 | out | M11 | DOWN | 3.3V | If low then the QSPI flash will be reset. (HOLD/RESET) |
CLK_125MHz | in | G13 | NONE | 1.8V | 125MHZ Clock Output of Ethernet transceiver chip (88E1512-A0-NNP2C000) that synchronized with the 25MHZ reference clock |
EN_3V3 | out | A2 | DOWN | 3.3V | If high then the 3.3V power will be switched ON. |
EN1 | in | A9 | UP | 3.3V | User Enable. It is connected in the schematic with B2B connector (JM1-28). The logic of this pin can be changed with DIP Switch on the carrier board. |
ETH-CLK-EN / EN_ETH_CLK | out | J14 | NONE | 1.8V | Enable pin for U9 oscillator chip U9 (SiT8008BI-73-18S-25.000000E) to feed a clock to Ethernet Transceiver(U8). Enabled as default. |
ETH-MDC / mdc | in | L14 | UP | 1.8V | Management Data Clock reference for the Ethernet transceiver chip. This pin is connected with MIO52 of FPGA too and can be activated in Zynq7 adjustment. |
ETH-MDIO / mdio | inout | K14 | UP | 1.8V | It is Management Data pin of Ethernet transceiver chip to transfer in and out of the device synchronously to mdc. It is connected with MIO53 of FPGA. |
ETH-RST | out | E14 | DOWN | 1.8V | Reset pin of Ethernet transceiver chip. (Active low) |
INIT | in | C9 | UP | 3.3V | INIT_B_0 pin of FPGA. (Active low). This pin must be tristate for PL configuratuion. By user or device held low until is ready to be configured. |
INT1 / INT2 | in | P4 | UP | 3.3V | MEMS Interrupt 1 of 3D accelerometer and 3D magnetometer chip U22 (LSM303DTR) (Active High) |
INT2 / INT1 | in | P6 | UP | 3.3V | MEMS Interrupt 2 of 3D accelerometer and 3D magnetometer chip U22 (LSM303DTR) (Active High) |
JTAGMODE | in | B9 | 3.3V | Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access) | |
LED1 | out | P2 | NONE | 3.3V | Display green LED (D2) |
LED2 | out | N3 | DOWN | 3.3V | Display red LED (D5) |
MEM-MAC / MAC_IO | inout | M14 | UP | 1.8V | Serial Clock/Data input/Output of Serial EEPROM (11AA02E48T-I/TT) U17 |
MEM-SHA / SHA_IO | inout | N14 | UP | 1.8V | SDA for CryptoAuthentication Chip (ATSHA204A-STUCZ-T) U10 |
MIO14 | inout | M4 | NONE | 3.3V | RX pin of UART0 |
MIO15 | inout | N4 | NONE | 3.3V | TX pin of UART0 |
MIO7 | in | P11 | UP | 3.3V | ????? It seems that this pin be used as GPIO. |
MMC_RST | out | G14 | DOWN | 1.8V | Reset pin of eMMC memory (MTFC16GJVEC-2M WT) U15 |
MODE / BOOTMODE_IN | in | C8 | UP | 3.3V | This pin is connected with B2B (JM1-32). Latched as BOOTMODE once at power-up, can be used later as I/O, weak pullup |
MODE / BOOTMODE_IN2 | in | M9 | UP | 3.3V | This pin is connected with B2B (JM1-32). Latched as BOOTMODE once at power-up, can be used later as I/O, weak pullup |
MR / POR_B | out | P12 | UP | 3.3V | Power-on-reset pin. This pin is connected with supply voltage monitor chip (TPS3106K33DBVR) U26 and controls the PS_POR_B pin of FPGA. (Active Low) |
NetU19_B12 | B12 | / currently_not_used | |||
NetU19_B13 | B13 | / currently_not_used | |||
NetU19_B2 | B2 | / currently_not_used | |||
NetU19_B3 | B3 | / currently_not_used | |||
NetU19_B7 | B7 | / currently_not_used | |||
NetU19_C1 | C1 | / currently_not_used | |||
NetU19_C10 | C10 | / currently_not_used | |||
NetU19_C12 / Dummy | out | C12 | DOWN | 3.3V | |
NetU19_C3 | C3 | / currently_not_used | |||
NetU19_C6 / RST | in | C6 | UP | 3.3V | |
NetU19_C7 | C7 | / currently_not_used | |||
NetU19_E1 | E1 | / currently_not_used | |||
NetU19_E12 | E12 | / currently_not_used | |||
NetU19_F13 | F13 | / currently_not_used | |||
NetU19_F3 | F3 | / currently_not_used | |||
NetU19_G3 | G3 | / currently_not_used | |||
NetU19_H3 | H3 | / currently_not_used | |||
NetU19_J3 | J3 | / currently_not_used | |||
NetU19_K13 | K13 | / currently_not_used | |||
NetU19_K3 | K3 | / currently_not_used | |||
NetU19_L3 | L3 | / currently_not_used | |||
NetU19_M12 | M12 | / currently_not_used | |||
NetU19_M2 | M2 | / currently_not_used | |||
NetU19_M3 | M3 | / currently_not_used | |||
NetU19_N13 | N13 | / currently_not_used | |||
NetU19_N5 | N5 | / currently_not_used | |||
NetU19_N7 | N7 | / currently_not_used | |||
NetU19_N8 | N8 | / currently_not_used | |||
NOSEQ | inout | A3 | DOWN | 3.3V | Usage CPLD Variant depends. This pin is connected with B2B NOSEQ pin. |
ON_1V0 | out | A12 | NONE | 3.3V | Enable pin for 1.0 V DC-DC (Active High) |
ON_1V5 | out | M7 | NONE | 3.3V | Enable pin for 1.5 V DC-DC (Active High) |
ON_1V8 | out | A11 | NONE | 3.3V | Enable pin for 1.8 V DC-DC (Active High) |
OTG-RST | out | B14 | DOWN | 1.8V | Reset pin for high speed USB transceiver (USB3320C-EZK) U18 (Active Low) |
PG_1V0 | in | A7 | UP | 3.3V | Power OK (POK) pin of 1.0V DC-DC converter EN6347QI (U1). If High then the output voltage of regulator is within 10% of nominal value (OK). |
PG_1V5 | in | N6 | UP | 3.3V | Power OK (POK) pin of 1.5V DC-DC converter EP53F8QI (U2). If High then the output voltage of regulator is Ok. |
PG_1V8 | in | A10 | UP | 3.3V | Power OK (POK) pin of 1.8V DC-DC converter EP53F8QI (U3). If High then the output voltage of regulator is Ok. |
PG_3V3 / POR | in | C11 | UP | 3.3V | POR Reset pin. This pin is connected with PG_3V3. As long as the VCCIO34 voltage is zero, this pin will remain low. |
PGOOD | inout | B8 | UP | 3.3V | PGOOD output as default, can be used as I/O. This pin is connected with JM1-Pin 30. |
PHY_CONFIG | inout | C14 | DOWN | 1.8V | Hardware configuration pin of Ethernet transceiver (88E1512-A0-NNP2C000). |
PHY_LED0 | inout | F14 | NONE | 1.8V | LED output 0 of Ehternet transceiver chip |
PHY_LED1 | inout | D12 | NONE | 1.8V | LED output 1 of Ehternet transceiver chip |
PHY_LED2 | inout | C13 | NONE | 1.8V | LED output 2 or interrupt output pin (Active Low) of Ehternet transceiver chip |
PJTAG_R | out | N10 | NONE | 3.3V | This pin in the schematic is connected with SPI-DQ0/M0 Pin |
PROG_B | in | A13 | UP | 3.3V | By pulsing this pin any configuration that is currently loaded is cleared and the PL prepared to load new configuration. (Active Low) |
PS-RST / SRST_B | out | M13 | UP | 1.8V | PS software reset (Active Low) |
PUDC_B | inout | E3 | DOWN | VCCIO34 | Active-Low,Selects the enable or disable of pull-ups during configuration on the user I/O pins. Active-Low enables internal pull-up resistors on the select I/O pins after power-up and during configuration. |
RESIN | in | C4 | UP | 3.3V | Master reset input (Active Low) |
RST / RST_SENSE | in | P3 | NONE | 3.3V | Reset pin that is connected with PS_PORT_B (Power-on-reset) (Active Low) |
RTC_INT | in | N2 | UP | 3.3V | Interrupt output or frequency output of RTC chip (ISL12020MIRZ) U20 (Active Low) |
SCL | inout | P8 | UP | 3.3V | I2C clock pin of MEMS chip (LSM303DTR) U22 |
SDA | inout | P7 | UP | 3.3V | I2C data pin of MEMS chip (LSM303DTR) U22 |
SPK_L | M5 | / currently_not_used | |||
SPK_R | M8 | / currently_not_used | |||
TCK / C_TCK | out | P13 | DOWN | 3.3V | |
TDI / C_TDI | out | P9 | DOWN | 3.3V | |
TDO / C_TDO | in | M10 | DOWN | 3.3V | |
TMS / C_TMS | out | N9 | DOWN | 3.3V | |
VCCIO34 | E2 | / currently_not_used | |||
VCCIO34 | F2 | / currently_not_used | |||
VCCIO34 | H2 | / currently_not_used | |||
VCCIO34 | J2 | / currently_not_used | |||
VCCIO34 | K2 | / currently_not_used | |||
X_TCK / M_TCK | in | B6 | DOWN | 3.3V | |
X_TDI / M_TDI | in | B4 | DOWN | 3.3V | |
X_TDO / M_TDO | out | A4 | DOWN | 3.3V | |
X_TMS / M_TMS | in | A6 | DOWN | 3.3V | |
X1 | in | F1 | UP | VCCIO34 | |
X2 / XIO4 | inout | C2 | UP | VCCIO34 | |
X3 / XIO5 | inout | B1 | UP | VCCIO34 | |
X4 / XIO6 | inout | D1 | UP | VCCIO34 | |
X5 | out | J1 | NONE | VCCIO34 | |
X6 | H1 | / currently_not_used | |||
X7 | in | M1 | UP | VCCIO34 | |
XCLK | out | K1 | NONE | VCCIO34 | |
- / SIG1 | in | E13 | NONE | 1.8V | This port exists in VHDL code but this pin is connected with 1.8V in the schematic REV03 ???? |
Functional Description
JTAG
Power
...
Appx. A: Change History and Legal Notices
Revision Changes
Document Change History
To get content of older revision got to "Change History" of this page and select older document revision number.
Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description |
---|---|---|---|---|---|
Work in progress | |||||
2017-06-07 | Initial release | ||||
All |
Legal Notices
Data Privacy
Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy
Document Warranty
The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.
Limitation of Liability
In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.
Copyright Notice
No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.
Technology Licenses
The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.
Environmental Protection
To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.
REACH, RoHS and WEEE
REACH
Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).
RoHS
Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.
WEEE
Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).
Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.
Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.