You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 3 Next »

CompanyTrenz Electronic GmbH
PCN NumberPCN-20210127
TitleTE0720 CPLD Firmware Revision Ugrade from REV05 to REV06
SubjectCPLD Firmware Revision Ugrade from REV05 to REV06
Issue Date

2021-02-15

Products Affected

This change affects Trenz Electronic boards TE0720 of Revision 03: TE0720-03-*

Changes

#1 Generic options: PUDC and Boot Mode

Type: Enhancement
Reason: Adjustable pullup or pulldown status for IO pins and changing the boot mode or PUDC for custom request faster
Impact: None. Default CPLD source code is still PUDC low (Pullups activated) and Boot Mode QSPI/SD.

#2 MIO7 Pullnone

Type: Enhancement
Reason: HW Pulldown on carrier for Bank0 Voltage selection (3.3V)
Impact: No Impact

#3 Adding internal en_3v3_int

Type: Enhancement
Reason: To connect 3.3V to enable pin of the 3.3V regulator after the core
Impact:  To achive power sequencing correctly

#4 JTAG C_* high impedance until 3.3VOUT can be high

Type: Enhancement
Reason: JTAG pins connected to Zynq are high impedance as long as there is no voltage in the core.
Impact: No Impact, improve Power sequencing

#5 Boot mode pins are GND or high impedance until en_3v3_int are high

Type: Enhancement
Reason: Boot Mode pins connected to Zynq are high impedance as long as there is no voltage in the core.
Impact: No Impact, improve Power sequencing

#6 MIO14,15 high impedance until en_3v3_int are high

Type: Enhancement
Reason: UART pins that to Zynq connected are high impedance as long as there is no voltage in the core.
Impact: No Impact, improve Power sequencing

#7 JTAG time constraint

Type: Enhancement
Reason: Signal propagtion constraints to improve JTAG on high traffic
Impact: No Impact, improve JTAG connection

#8 JTAG drive line adjustment

Type: Enhancement
Reason: Driver constraints to improve JTAG on high traffic
Impact: No Impact, improve JTAG connection

#9 Bugfix I2C to GPIO module (I2C_to_GPIO.v)

Type: Bugfix
Reason:  To communicate corectly with I2C to GPIO subsystem
Impact:  Reading and writing data from/to CPLD internal registers via I2C bus correctly

#10 Changed Firmware Identifier to REV06

Type: Enhancement
Reason: show new firmware revision with Trenz FSBL
Impact: No Impact


More information about System Controller can be found here: TE0720 System Controller

Method of Identification

All TE0720-03 SoMs noted in the column replacement are with REV06 CPLD firmware.

PrecursorReplacement
CPLD Firmware REV05CPLD Firmware REV06
TE0720-03-14S-1CTE0720-03-31C33FA
TE0720-03-1CFATE0720-03-61C33FA
TE0720-03-1QFTE0720-03-61Q33FA
TE0720-03-1QFATE0720-03-61Q33FA
TE0720-03-1QFA-V1TE0720-03-61Q33FAD
TE0720-03-1QC11TE0720-03-61Q33FAE
TE0720-03-1QC12TE0720-03-61Q33FAF
TE0720-03-1QFLTE0720-03-61Q33FL
TE0720-03-2IFTE0720-03-62I33FA
TE0720-03-2IFATE0720-03-62I33FA
TE0720-03-2IFC1TE0720-03-62I33FAN
TE0720-03-2IFC3TE0720-03-62I33FL
TE0720-03-62I12GATE0720-03-62I33GA
TE0720-03-L1IFTE0720-03-64I63FA
TE0720-03-62I320MTE0720-03-62I330M
TE0720-03-1CRTE0720-03-61C530A
TE0720-03-1QFDTE0720-03-61Q43FA
TE0720-03-61Q42GATE0720-03-61Q43GA
TE0720-03-1CFA-STE0720-03-61C33FAS

Production Shipment Schedule

TE0720-03-61C33FA variant will be available from mid of May in parallel to the precursor. From end of Juli 2021, after old stock is gone, all variants above are replaced by the corresponding variants.


Contact Information

If you have any questions related to this PCN, please contact Trenz Electronics Technical Support at

Disclaimer

Any projected dates in this PCN are based on the most current product information at the time this PCN is being issued, but they may change due to unforeseen circumstances. For the latest schedule and any other information, please contact your local Trenz Electronic sales office, technical support or local distributor.








  • No labels