You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 4 Next »

Overview

The Trenz Electronic TE0729 is an industrial-grade SoM (System on Module) based on Xilinx Zynq-7000 SoC (XC7Z020).

This SoM has following peripherals on board:

  • 1 x Gbps Ethernet PHY transceiver
  • 2 x 100 Mbps Ethernet PHY transceivers
  • 512 MByte DDR3 Memory
  • 32 MByte SPI Flash Memory
  • eMMC (4 GByte in standard configuration)
  •  USB PHY transceiver
  • powerful switch-mode power supplies for all on-board voltages
  • large number of configurable I/Os is provided via rugged high-speed stacking strips

Key Features

  • Industrial-grade Xilinx Zynq-7000 (XC7Z020) SoM
  • Rugged for shock and high vibration
  • 2 x ARM Cortex-A9
  • 1 x 10/100/1000 Mbps Ethernet transceiver PHY
  • 2 x 10/100 Mbps Ethernet transceiver PHYs
  • 3 x MAC-Address EEPROMs
  • 16-Bit wide 512 MByte DDR3 SDRAM
  • 32 MByte QSPI-Flash-Memory
  • 4 GByte e-NAND-Flash-Memory (embedded eMMC Memory)
  • USB 2.0 high-speed ULPI transceiver
  • Plug-on module with 2 x 120-pin high-speed hermaphroditic strips
  • 136 FPGA I/Os (58 LVDS pairs possible) and 6 PS MIOs available on board-to-board connectors
  • On-board high-efficiency DC-DC converters
    • 4.0 A x 1.0 V power rail
    • 1.5 A x 1.5 V power rail
    • 1.5 A x 1.8 V power rail
    • 1.5 A x 2.5 V power rail
  • System management
  • eFUSE bit-stream encryption
  • AES bit-stream encryption
  • Temperature compensated RTC (real-time clock)
  • User LED
  • Evenly-spread supply pins for good signal integrity

Assembly options for cost or performance optimization available upon request.

 

Signals, Interfaces and Pins

System Controller I/O Pins

Special purpose pins used by TE0729

NameNote
NRST 
NRST_IN 

Boot Modes

TE0729 supports primary boot from

  • JTAG
  • SPI Flash
  • SD Card

Boot from on-board eMMC is also supported as secondary boot (FSBL must be loaded from SPI Flash).

The boot modes are controlled by the Pins 'BOOT1' and 'BOOT2' on the board to board (B2B) connector.

BOOTMODE1

BOOTMODE2Boot mode
LOWLOW 
LOWHIGH 
HIGHLOW 
HIGHHIGH 

JTAG

JTAG access to the Xilinx Zynq-7000 device is provided by connector J2.

SignalB2B Pin
TCKJ2:  119
TDIJ2:  115
TDOJ2:  117
TMSJ2:  113

JTAGSEL pin in J2 should be kept low or grounded for normal operation.

 

Clocking

ClockFrequencyICFPGANotes
PS CLK33.3333 MHzU14PS_CLKPS Subsystem main clock
10/100/1000 Mbps ETH PHY reference25 MHzU10- 
USB PHY reference52 MHzU12- 

 

Processing System (PS) Peripherals

PeripheralICDesignatorPSMIONotes
EEPROM I2C24AA025E48T-I/OTU8I2C0MIO10, MIO11MAC Address
EEPROM I2C24AA025E48T-I/OTU9I2C0MIO10, MIO11MAC Address
EEPROM I2C24AA025E48T-I/OTU20I2C0MIO10, MIO11MAC Address
RTCISL12020MIRZU22I2C0MIO10, MIO11Temperature compensated real time clock
RTC InterruptISL12020MIRZU22GPIOMIO46Real Time Clock Interrupt
SPI FlashS25FL256SAGBHI20U13QSPI0MIO1..MIO6 
Ethernet0 10/100/1000 Mbps PHY88E1512-A0-NNP2I000U3ETH0MIO16...MIO27 
Ethernet0 10/100/1000 Mbps PHY Reset  GPIOMIO51 
Ethernet1 10/100 Mbps PHYKSZ8081MLXCAU17-(EMIO) 
Ethernet1 10/100 Mbps PHY Reset  -(EMIO) 
Ethernet2 10/100 Mbps PHYKSZ8081MLXCAU19-(EMIO) 
Ethernet2 10/100 Mbps PHY Reset  -(EMIO) 
USBUSB3320C-EZKU11USB0MIO28...MIO39 
USB Reset  GPIOMIO49 
 e-MMC (embedded e-MMC)MTFC4GMVEA-4M IT  U5SDIO0MIO40...MIO45depending on state of pin MIO48 'SEL_SD'

 

Default MIO mapping:

MIOConfigured asB2BNotes
0GPIO J2-87 B2B
1QSPI0 -SPI Flash-CS
2QSPI0 -SPI Flash-DQ0
3QSPI0 -SPI Flash-DQ1
4QSPI0 -SPI Flash-DQ2
5QSPI0 -SPI Flash-DQ3
6QSPI0 -SPI Flash-SCK
7GPIO -Red LED D8
8 - - -
9GPIOJ2-88B2B
10I2C0 SDAJ2-90B2B 
11I2C0 SCLJ2-92B2B
12I2C1 SDAJ2-93 B2B (SDA on-board I2C, also configurable as GPIO by user)
13I2C1 SCLJ2-95 B2B (SCL on-board I2C, also configurable as GPIO by user)
14USART0 RXJ2-94B2B (RX on-board UART, also configurable as GPIO by user)
15USART0 TXJ2-96B2B (TX on-board UART, also configurable as GPIO by user)
16..27ETH0 RGMII
28..39USB0 ULPI
40SDIO0J2-100 B2B depending on state of pin MIO48 'SEL_SD'
41SDIO0J2-102 B2B depending on state of pin MIO48 'SEL_SD'
42SDIO0J2-104 B2B depending on state of pin MIO48 'SEL_SD'
43SDIO0J2-106 B2B depending on state of pin MIO48 'SEL_SD'
44SDIO0J2-108 B2B depending on state of pin MIO48 'SEL_SD'
45SDIO0J2-110 B2B depending on state of pin MIO48 'SEL_SD'
46GPIO-RTC Interrupt
47
48 GPIOSEL_SDselect source between e-MMC / baseboard SD-Card 
49GPIO -USB Reset
50GPIO -ETH0 Interrupt
51GPIO -ETH0 Reset
52ETH0 -MDC

53

ETH0 -MDIO

I2C Interface

The on-board I2C components are connected to MIO10 and MIO11 and configured as I2C0 by default.

I2C addresses for on-board components:

DeviceI2C-AddressNotes
EEPROM for MAC10x50 
EEPROM for MAC20x81 
EEPROM for MAC30x82 
RTC  
Battery backed RAM integrated in RTC

B2B I/O

Number of I/O's connected to the SoC's I/O bank and B2B connector:

BankTypeJxIO countIO VoltageNotes
500MIO

J2-87

J2-88

23,3 V 
500MIO

J2-93

J2-95

J2-94

J2-96

43,3 V

configured as I2C1

and USART0 by default,

configurable as GPIO by

user

13HRJ148user 
33HRJ148user 
35HRJ2303,3 V 

For detailed information about the pin out, please refer to the Master Pinout Table.

Peripherals

LED's

 

There are 3 LED's on TE0729:

 

LEDColorConnected toNotes
D1redSystem ControllerGlobal Status LED
D2greenDONEInverted DONE, ON when FPGA not configured
D8redMIO7OFF when PS7 not booted and not controlling MIO7 by software, else user controlled

 

 

LED D2 is connected to the FPGA Done pin and will go off as soon as PL is configured.

This LED will not operate if the SC can not power on the 3.3V output rail that also powers the 3.3V circuitry on the module.

 

Ethernet

 

The TE0715 is populated with a Marvell Alaska 88E1512 Gigabit Ethernet PHY. The Ethernet PHY RGMII Interface is connected to the Zynq Ethernet0 PS GEM0. The I/O Voltage is fixed at 1.8V for HSTL signaling. 

 

SGMII (SFP copper or fiber) can be used directly with the Ethernet PHY, as the SGMII pins are available on the B2B connector JM3.

 

The reference clock input of the PHY is supplied from an on board 25MHz oscillator (U9), the 125MHz output clock is connected to IN5 of the PLL chip (U10).  

 

PHY connection:

 

MDC/MDIOMIO52, MIO53--
LED0-J3can be routed via PL to any free PL I/O pin in B2B connector
LED1-K8can be routed via PL to any free PL I/O pin in B2B connector
LED2/InterruptMIO46--
CONFIG--By default the PHY Address is strapped to 0x00 alternate configuration is possible
RESETnMIO50--
RGMIIMIO16..MIO27--
SGMII--on B2B
MDI--on B2B

 

Note: LED1 is connected to PL via level-shifter implemented in system controller CPLD.

 

USB

 

The USB PHY USB3320 from Microchip is used on the TE0715. The ULPI interface is connected to the Zynq PS USB0. The I/O Voltage is fixed at 1.8V.

 

The reference clock input of the PHY is supplied from an on board 52MHz oscillator (U15).  

 

PHY connection:

 

ULPIMIO28..39-Zynq USB0 MIO pins are connected to the PHY
REFCLK--52MHz from on board oscillator (U15)
REFSEL[0..2]--000 GND, select 52MHz reference Clock
RESETBMIO51-Active low reset
CLKOUTMIO36-Connected to 1.8V selects reference clock operation mode
DP,DM-OTG_D_P, OTG_D_NUSB Data lines
CPEN-VBUS_V_ENExternal USB power switch active high enable signal
VBUS-USB_VBUSConnect to USB VBUS via a series resistor. Check reference schematic
ID-OTG_IDFor an A-Device connect to ground, for a B-Device left floating

 

The schematic for the USB connector and required components is different depending on the USB usage. USB standard A or B connectors can be used for Host or Device modes. A Mini USB connector can be used for USB Device mode. A USB Micro connector can be used for Device mode, OTG Mode or Host Mode.

 

RTC

 

An Intersil temperature compensated real time clock IC ISL12020M is used for timekeeping (U16). Battery voltage must be supplied to the module from the main board.

 

Battery backed registers are accessed at I2C slave address 0x6F.

 

General purpose RAM is accessed at I2C slave address 0x57.

 

This RTC IC is supported in Linux so it can be used as hwclock device.


 

  • No labels