You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 2 Next »

This reference design configures all available FPGA I/O except main console UART as General Purpose I/O (GPIO).

 

 

  • No labels