You are viewing an old version of this page. View the current version.
Compare with Current View Page History
« Previous Version 2 Next »
This is mainly IP Core wrap around "bram glue" generic F32C SoC RTL, Changes to orginal RTL include change of the GPIO IP Core to export the tri-state bus to toplevel as 3 signals, no inout ports used any more.