This project is Syntacore SCR1 RISC-V based SoC demo for Cyclone 10LP Refkit. The complete project is based on Syntacore SCR1 SDK from github.
C10LP Refkit support is added by changes to two subprojects of of Syntacore scr1-sdk github
| Github fork | Description |
|---|---|
| https://github.com/micro-FPGA/fpga-sdk-prj | Quartus project updates file |
| https://github.com/micro-FPGA/sc-bl | Syntacore RISC-V bootloader |
Overview
Content Tools