<!-- Template Revision 1.1 --> |
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/TE0712+CPLD |
Table of contents |
Name | Direction | Pin | Description |
---|---|---|---|
JTAGEN | in | 26 | Switch JTAG between CPLD and FPGA (logical one for CPLD, logical zero for FPGA) |
TMS / M_TMS | IN | 29 | JTAG from B2B connector |
TCK / M_TCK | IN | 30 | JTAG from B2B connector |
TDI / M_TDI | IN | 32 | JTAG from B2B connector |
TDO / M_TDO | OUT | 1 | JTAG from B2B connector |
F_TMS / C_TMS | OUT | 21 | JTAG to FPGA |
F_TCK / C_TCK | OUT | 17 | JTAG to FPGA |
F_TDI / C_TDI | OUT | 23 | JTAG to FPGA |
F_TDO / C_TDO | IN | 20 | JTAG to FPGA |
ULI_SYSTEM / XIO | IN | 4 | FPGA access W22 PIN |
FPGA_IO | INOUT | 10 | FPGA access U22 PIN |
RESIN | IN | 16 | RESETIN from B2B connector (Negative Reset) |
DONE | IN | 28 | FPGA Configuration DONE_0 Pin |
PROG_B | OUT | 27 | FPGA Configuration PROGRAM_B_0 Pin |
PGOOD | OUT | 12 | PGOOD to B2B connector |
3.3V / PG_SENSE | IN | 25 | from module generated 3.3V Voltage |
EN1 | IN | 11 | Power Enable from B2B Connector (Positive Enable) |
SYSLED2 / LED1 | OUT | 8 | Module LED D1 (Green) |
SYSLED1/ LED2 | OUT | 9 | Module LED D2 (Red) |
MODE | 13 | / currently_not_used | |
NOSEQ | 14 | / currently_not_used | |
ULI_CPLD | 5 | / currently_not_used |
JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA).
PGOOD is zero, if EN1 or PG_SENSE is zero else high impedance state.
FPGA configuration process will be stared, if RESIN, PG_SENSE and EN1 is ONE.
LED | STATUS | Condition | User defined |
---|---|---|---|
LED1 | ON | RSIN=0 | --- |
LED1 | Blink | RSIN=1, DONE=0 | --- |
LED1 | X | RSIN=1, DONE=1 | FPGA_IO Pin |
LED2 | ON | RSIN=0 | --- |
LED2 | Blink | RSIN=1, DONE=0 | --- |
LED2 | X | RSIN=1, DONE=1 | XIO Pin |
To get content of older revision got to "Change History" of this page and select older document revision number.
Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description |
---|---|---|---|---|---|
2016-11-16 |
| REV01 | REV01, REV02 | Work in progress | |
2016-11-04 |
v.1 | --- | Initial release | ||
All |