Download PDF Version of this Document. |
Table of Contents |
Refer to https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/carrier_boards/TE0701 for downloadable version of this manual and additional technical documentation of the product. |
The Trenz Electronic TE0701 Carrier Board is a base-board for 4 x 5 SoMs, which exposes the module's B2B-connector-pins to accessible connectors and provides a whole range of on-board components to test and evaluate TE 4 x 5 SoMs.
See page "4 x 5 cm carriers" to get information about the SoMs supported by the TE0701 Carrier Board.
Figure 1: TE0701-06 Block Diagram
Figure 2: 4 x 5 SoM carrier board TE0701-06
TE0701-06:
Pmod Connector for access to Zynq-module's PL IO-bank pins (4 LVDS-pairs, max. VCCIO-voltage: VIOTA)
Micro SD Card socket is not directly wired to the B2B connector pins, but through a Texas Instruments TXS02612 SDIO Port Expander, which is needed for voltage translation due to different voltage levels of the Micro SD Card and MIO-bank of the Xilinx Zynq-module. The Micro SD Card has 3.3V signal voltage level, but the MIO-bank on the Xilinx Zynq-module has VCCIO 1.8V.
The MIO-bank-pins, of the Zynq-module, which are dedicated to SDIO-interface, are also accessible by PMOD-Connector J2, which is configurable by the "SEL_SD"-signal of the System-Controller-CPLD. Connector J2 has max. VCCIO-voltage 3.3V.
The TE0701 Carrier Board has on-board USB 2.0 High Speed to UART/FIFO IC FT2232HQ from FTDI. Channel A can be used as JTAG-Interface (MPSSE) to program the System-Controller-CPLD, Channel B can be used as UART-Interface routed to CPLD. There are also 6 additionally bus-lanes available for user-specific use.
There is also a standard 256 Byte EEPROM connected to the FT2232HQ-chip available to store custom configuration setting.
Warning: By using FTDI software tools, the 256 Byte user EEPROM may be deleted without confirmation. As a consequence, the Digilent license stored in that EEPROM will also be deleted. |
The TE0701 Carrier Board has two physical USB-connectors:
JTAG access to the CPLD and Xilinx Zynq-module is provided via Mini-USB JTAG Interface J7 (FTDI FT2232H) and controlled by DIP switch S3-3.
The JTAG port of the CPLD is enabled by setting switch S3-3 labeled as "ENJTAG" to the OFF-position.
There are eight LEDs (L1 to L8) available to the user. All LEDs are red colored and connected to the on-board System-Controller-CPLD. Their functions are programmable and depend on the firmware of the System-Controller-CPLD. For detailed information, please refer to the documentation of the TE0701 Sytem-Controller-CPLD.
LED5 (L5) to LED8 (L8) are operating only when the corresponding power supply VIOTB (i.e., bank 1 of the on-board CPLD) is switched on. This can be accomplished on the one hand by connecting the FMC power supply FMC_VADJ to VIOTB (J21: 1,2-3), which is the default option, or on the other hand by connecting either 2.5V (J17: 1,2-3) or 3.3V (J17: 1-2,3) to VIOTB (J21: 1-2,3). Please note that for the first default option, the FMC power supply must be set by the user. For detailed information how to set the voltage FMC_VADJ via I2C, please refer to the documentation of the TE0701 Sytem-Controller-CPLD. |
One green LED D22 shows the availability of the 3.3V supply voltage of the TE0701 Carrier Board.
Additionally, on the TE0701 Carrier Board there is a 4-bit DIP-switch (S3; see (9) in Figure 1) available. The default S3 switch mapping is as follows:
Switch | Functionality |
---|---|
S3-1 | CM1: Mode pin 1 (routed to Carrier Controller) |
S3-2 | CM0: Mode pin 0 (routed to Carrier Controller) |
S3-3 | JTAGEN: Set to ON for normal JTAG operation. Must be moved to OFF position for TE0701 System-Controller-CPLD update only |
S3-4 | MIO0: Readable signal by System-Controller-CPLD and mounted TE07xx Module |
Table 1: Configuration of DIP-switch S3
On the TE0701 Carrier Board there are two push buttons (S1 and S2) and are routed to the System-Controller-CPLD and available to the user. The default mapping of the push buttons is as follows:
Name | Default Mapping: | |
---|---|---|
S1 | If S1 is pushed, the active-low RESet IN (RESIN) signal will be asserted. Note: This reset can also be forced by the FTDI USB-to-JTAG interface. | |
S2 | If S2 is pushed, the active-high Power ON (PON) signal (that is internally pulled-up) will be deasserted, which can be considered as a "RESTART" button to switch off (push button) and on (release button) all on-module power supplies (except 3.3VIN). Note: The capability the switch to be enabled the first time will become active shortly after Power on Reset (POR).
|
Table 2: Description of the standard functionalitys of user push-buttons S1 and S2
The functionality of the push buttons depends on the CPLD-firmware. For detailed information of the function of the push buttons, please refer to the documentation of the TE0701 System-Controller-CPLD.
The TE0701 Carrier Board has a RJ45 Gigabit Ethernet MagJack (J14) with two LEDs.
On-board Ethernet MagJack J14 pins are routed to B2B connector JB1 via MDI. The center tap of the Magnetics is not connected to module's B2B connector.
PHY LEDs are not connected directly to the module's B2B connectors as the 4 x 5 module have no dedicated PHY LED pins assigned. PHY LED's are connected to the TE0701 System-Controller-CPLD, that can route those LED's to some module's I/O Pins. In that case the CPLD has to map the PHY LEDs to corresponding pins.
See documentation of the TE0701 System-Controller-CPLD to get information of the function of the PHY LEDs.
J5 and J6 Pmod signal routing is done as differential pairs for pins 1-2, 3-4, 7-8, 9-10.
Please use Master Pinout Table table as primary reference for the pin mapping information.
Power supply with minimum current capability of 3A at 12V for system startup is recommended.
The on-board voltages 3.3V and 5.0V of the carrier board will be powered-up simultaneously after one single power-supply with a nominal voltage of 12V is connected to the barrel jack J10.
The on-board voltages 1.8V and 2.5V will be powered up after the module's 3.3V voltage-level has reached stable state and 3.3VOUT is available on the B2B-connector JB2, pins 9 and 11.
The PL IO-bank supply voltage FMC_VADJ will be available after the output of the 5.0V-DCDC-converter is active and the pin EN_FMC of the SC-CPLD is asserted.
Figure 3: TE0701-06 Power-Up sequence diagram
On the TE0701 carrier board different VCCIO configurations can be chosen by 7 jumpers and one dedicated 4-bit DIP-switch S4.
The purpose of the jumpers and the DIP-switch S4 of the Carrier Board will be explained in the following sections.
The base-board supply-voltages for the PL IO-banks of the SoM are selectable by the jumpers J16, J17 and J21. The DIP-switch S4 sets the adjustable base-board supply-voltage FMC_VADJ.
The supply-voltage FMC_VADJ is user programmable via I2C. The setting of the adjustable voltage FMC_VADJ is done by the dedicated I2C-Bus with the lines "HDMI_SCL" and "HDMI_SDA". Therefore, a control-byte has to be send to the 8-bit control register of the I2C-to-GPIO-module of the System-Controller-CPLD. This module has the I2C-Address 0x22. To enable FMC_VADJ on TE0701, bit 7 of the control-register should be set. Note that the I2C-Bus is shared with the I2C-Interface of the HDMI-Controller. For detailed information how to set the voltage FMC_VADJ via I2C, please refer to the documentation of the TE0701 Sytem-Controller-CPLD. |
There is also the possibility to select fixed FMC_VADJ voltages by the DIP-switch S4. Therefore, there is no need to configure any bits on the 8-bit control register of the I2C-to-GPIO-module of the System-Controller-CPLD. Note: Switch S4 is also routed to the System-Controller-CPLD, hence the VCCIO-configuration can be registered by the CPLD. Switch S4-4 is not dedicated for FMC_VADJ setting, the functionality of this switch depends on the SC-CPLD-firmware. |
Table 3 shows the switch-configuration of the DIP-switch S4 to set the voltage FMC_VADJ:
S4-1 | S4-2 | S4-3 | FMC_VADJ Value |
---|---|---|---|
ON | ON | ON | 3.3V |
OFF | ON | ON | 2.5V |
ON | OFF | ON | 1.8V |
OFF | OFF | ON | 1.5V |
ON | ON | OFF | 1.25V |
Table 3: Switch S4 positions for fixed values of the FMC_VADJ voltage
Finally, a 12V power supply can be connected to pin 26 of the CameraLink by closing J18. However, this option is disabled by default (J18: OPEN).
The TE0701 carrier board can be configured as a USB host. Hence, it must provide from 5.25V to 4.75V to the board side of the downstream connection (micro USB port on J12; 13). To provide sufficient power, a TPS2051 power distribution switch is located on the carrier board in between the 5V power supply and the Vbus signal of the USB downstream port interface. If the output load exceeds the current-limit threshold, the TPS2051 limits the output current and pulls the overcurrent logic output (OC_n) low, which is routed to the on-board CPLD. The TPS2051 is put into operation by setting J19 CLOSED. J20 provides an extra 100µF decoupling capacitor (in addition to 10µF) to further stabilize the output signal. Moreover, a series terminating resistor of either 1K (J9: 1-2, 3) or 10K (J9: 1, 2-3) is selectable on the "USB-VBUS" signal. Both signals, USB-VBUS and VBUS_V_EN (that enables the TPS2051 on "high") are routed (as well as the corresponding D+/- data lines) via the on-board connector directly to the USB 2.0 high-speed transceiver PHY on the mounted SoM, which is, in turn, connected to the Zynq FPGA. In summary, the default jumper settings are the following: J9: 1-2, 3 (1K series terminating resistor); J19: CLOSED (TPS2051 in operation); J20: CLOSED (100 µF added).
Additionally, the TE0701 carrier board is equipped with a second mini USB port (J7; see (8) in Figure 1) that is connected to a "USB to multi-purpose UART/FIFO IC" from FTDI (FT2232HQ) and provides a USB-to-JTAG interface between a host PC and the TE0701 carrier board and the Zynq-module, respectively. Because it acts as a USB function device, no power switch is required (and only a ESD protection must be provided) in this case.
There are two base board supply-voltages VIOTA and VIOTB connected to the 4 x 5 SoM's PL IO-banks. The supply-voltages have following pin assignments on B2B-connectors:
base-board supply-voltages | base-board B2B connector-pins | standard assignment of PL IO-bank supply-voltages on TE 4 x 5 module's B2B connectors | base-board voltages and signals connected with |
---|---|---|---|
VIOTA | JB2-2, JB2-4, JB2-6 | VCCIOB (JM2-1, JM2-3) / VCCIOC (JM2-5) | HDMI_SCL, HDMI_SDA, HDMI_INT, J5 VCCIO |
VIOTB | JB1-10, JB1-12, JB2-8, JB2-10 | VCCIOA (JM1-9, JM1-11) / VCCIOD (JM2-7, JM2-9) | VCCIO1 (System-Controller-CPLD pin 55, 73) |
Table 4: base-board supply-voltages VIOTA and VIOTB
Note: The corresponding PL IO-voltage supply voltages of the 4 x 5 SoM to the selectable base-board voltages VIOTA and VIOTB are depending on the mounted 4 x 5 SoM and varying in order of the used model. Refer to SoM's schematic to get information about the specific pin assignment on module's B2B-connectors regarding PL IO-bank supply voltages and to the 4 x 5 Module integration Guide for VCCIO voltage options. |
Following table describes how to configure the base-board supply-voltages by jumpers:
base-board supply voltages vs voltage-levels | VIOTA | VIOTB | USB-VBUS | 12V0_CL |
---|---|---|---|---|
3V3 | J17: 1-2, 3 & J16: open | J17: 1-2, 3 & J16: open & J21: 1-2, 3 | - | - |
2V5 | J17: 1, 2-3 & J16: open | J17: 1, 2-3 & J16: open & J21: 1-2, 3 | - | - |
FMC_VADJ | J17: open & J16: 1-2 | J21: 1, 2-3 | - | - |
5V0 intern | - | - | J9: 1-2, 3 & J19: 1-2 (J20: 1-2: additional decoupling-capacitor 100 µF) | - |
Vbus extern | - | - | J9: 1, 2-3 & J19: open | - |
12V_LC | - | - | - | J18: 1-2 |
Table 5: Configuration of base-board supply-voltages via jumpers. Jumper-Notification: 'Jx: 1-2, 3' means pins 1 and 2 are connected, 3 is open. 'Jx: 1, 2-3' means pins 2 and 3 are connected, 1 is open
It is recommended to set and measure the PL IO-bank supply-voltages before mounting of TE 4 x 5 module to avoid failures and damages to the functionality of the mounted SoM. |
Parameter | Min | Max | Units | Notes |
---|---|---|---|---|
Vin supply voltage | 11.4 | 12.6 | V | ANSI/VITA 57.1 FPGA Mezzazine Card (FMC) Standard |
Storage Temperature | -55 | 125 | °C | - |
Parameter | Min | Max | Units | Notes |
---|---|---|---|---|
Vin supply voltage | 11.4 | 12.6 | V | - |
Board size: PCB 170.4 mm × 98 mm. Notice that some parts the are hanging slightly over the edge of the PCB like the mini USB-jacks (ca. 1.4 mm), the Ethernet RJ-45 jack (ca 2.2 mm) and the mini CameraLink connector (ca. 7 mm), which determine the total physical dimensions of the carrier board. Please download the assembly diagram for exact numbers.
Mating height of the module with standard connectors: 8mm
PCB thickness: ca. 1.65mm
Highest part on the PCB is the Ethernet RJ-45 jack, which has an approximately 17 mm overall hight. Please download the step model for exact numbers.
All dimensions are given in mm.
Figure 4: Physical Dimensions of the TE0701-06 carrier board
Commercial grade: 0°C to +70°C.
Board operating temperature range depends also on customer design and cooling solution. Please contact us for options.
ca. 188 g - Plain board
date | revision | authors | description |
---|---|---|---|
2017-04-11 | Ali Naseri | added block diagram | |
2017-02-15 | V45
| Ali Naseri | added warning concerning the use of FTDI-tools |
2017-02-15 | V40 | Ali Naseri | added power-on sequence diagram |
2017-01-19 | V35 | Ali Naseri | correction of table 3 (switch-positions to adjust FMC_VADJ) inserted hint to set and measure the PL IO-bank supply-voltages
|
2017-01-13 | V20 | Ali Naseri | added section for base-board supply- voltage configuration |
2016-11-29 | V10
| Ali Naseri | TRM update due to new revision 06 of the carrier board. |
2016-11-28 | V4 | Ali Naseri | TRM adjustment to the newest revision (05) of TE0701 Carrier Board. |
2014-02-18 | 0.2
| Sven-Ole Voigt | TE0701-03 (REV3) updated |
2014-01-05 | 0.1 | Sven-Ole Voigt | Initial release |
All |
Date | Revision | Notes | PCN | Documentation link |
---|---|---|---|---|
- | 06 | additional Jumper J16 and switch S4 for setting VCCIO FMC_VADJ. | PCN-20161128 | |
- | 05 | improved manufacturing | TRM-TE0701-05 | |
- | 04 | |||
- | 03 | changed DC/DC converters | ||
- | 02 | Prototype | ||
- | 01 | Prototype |
Figure 5: Hardware revision Number
Hardware revision number is printed on the PCB board next to the module model number separated by the dash.