<!-- Template Revision 1.68 (HTML comments will be not displayed in the document, no need to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date). -->
<!-- General Notes: If some section is CPLD firmware dependent, make a note and if available link to the CPLD firmware description. It's in the TE shop download area in the corresponding module -> revision -> firmware folder. -->
<!-- General Notes: Designate all graphics and pictures with a number and a description. For example "Figure 1: TE07xx-xx Block Diagram" or "Table 1: Initial delivery state". "Figure x" and "Table x" have to be formatted to bold. -->
<!-- Link to the base folder of the module (remove de/ or en/ from the URL): for example: https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0703/ -->
Table of Contents
The Trenz Electronic TE0807 is an industrial-grade MPSoC SoM integrating a Xilinx Zynq UltraScale+ MPSoC, up to 8 GBytes of DDR4 SDRAM via 64bit wide data bus, max. 512 MByte Flash memory for configuration and operation, 20 Gigabit transceivers and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os are provided via rugged high-speed stacking connections. All this in a compact 5.2 x 7.6 cm form factor, at the competitive price.
<!-- Use short link the Wiki Ressource page: for example: http://trenz.org/te0720-info List of available short links: https://wiki.trenz-electronic.de/display/CON/Redirects -->
Refer to http://trenz.org/te0807-info for the current online version of this manual and other available documentation.
Additional assembly options are available for cost or performance optimization upon request.
<!-- Rules for all diagrams: 1. All diagrams are wrapped in the "Scroll Title" macro. - The title has to be named with the diagrams name - The anchor has the designation figure_x, whereby x is the number of the diagram 2. The Draw.IO diagram has to be inserted in the "Scroll Ignore" macro - Border has to be switched off in the macro edit - Toolbar has to be hidden in the macro edit 3. A PNG Export of the diagram has to be inserted in the "Scroll Only" macro The workaround with the additional PNG of the diagram is necessary until the bug of the Scroll PDF Exporter, which cuts diagram to two pages, is fixed. IMPORTANT NOTE: In case of copy and paste the TRM skeleton to a new Wiki page, delete the Draw.IO diagrams and the PNGs, otherwise due to the linkage of the copied diagrams every change in the TRM Skeleton will effect also in the created TRM and vice versa! See page "Diagram Drawing Guidelines" how to clone an existing diagram as suitable template for the new diagram! -->
|Storage Device Name|
SPI Flash OTP Area
Empty, not programmed
Except serial number programmed by flash vendor.
SPI Flash Quad Enable bit
SPI Flash main array
|Si5345A OTP NVM||Not programmed||-|
Table 1: Initial delivery state of programmable devices on the module
The boot device and mode of the Zynq UltraScale+ MPSoC can be selected via 4 dedicated pins accessible on B2B connector J2:
|Boot Mode Pin||B2B Pin|
Table 2: Boot mode pins on B2B connector J2.
Following boot modes are possible on the TE0808 UltraScale+ module by generating the corresponding 4-bit code by the pins PS_MODE0 ... PS_MODE3 (little-endian alignment):
|Boot Mode||Mode Pins [3:0]||MIO Location||Description|
|JTAG||0x0||JTAG||Dedicated PS interface.|
Configured on module with dual QSPI Flash Memory.
|SD0||0x3||MIO[25:13]||Supports SD 2.0.|
|SD1||0x5||MIO[51:38]||Supports SD 2.0.|
|eMMC_18||0x6||MIO[22:13]||Supports eMMC 4.5 at 1.8V.|
|USB 0||0x7||MIO[52:63]||Supports USB 2.0 and USB 3.0.|
|PJTAG_0||0x8||MIO[29:26]||PS JTAG connection 0 option.|
Supports SD 3.0 with a required SD 3.0 compliant level shifter.
Table 3: Selectable boot modes by dedicated boot mode pins
For functional details see ug1085 - Zynq UltraScale+ TRM (Boot Modes Section).
The TE0807 MPSoC SoM has four Board to Board (B2B) connectors with 160 contacts per connector.
Each connector has a specific arrangement of the signal pins, which are grouped together in categories related to their functionalities and to their belonging to particular units of the Zynq UltraScale+ MPSoC like I/O banks, interfaces and Gigabit transceivers
or to the on-board peripherals.
Following table lists the I/O-bank signals, which are routed from the MPSoC's PL and PS banks as LVDS pairs or single ended I/O's to the B2B connectors.
|Bank||Type||B2B Connector||I/O Signal Count||Bank Voltage||Notes|
|47||HD||J3||24 single-ended I/Os or 12 LVDS pairs|
VCCO max. 3.3V
|48||HD||J3||24 single-ended I/Os or 12 LVDS pairs|
VCCO max. 3.3V
|64||HP||J4||52 single-ended I/O's or 24 LVDS pairs|
VCCO max. 1.8V
|65||HP||J4||52 single-ended I/Os or 24 LVDS pairs|
VCCO max. 1.8V
|66||HP||J1||52 single-ended I/Os or 24 LVDS pairs|
VCCO max. 1.8V
|500||MIO||J3||13 I/Os||PS_1V8||User configurable I/Os on B2B|
|501||MIO||J3||26 I/Os||PS_1V8||User configurable I/Os on B2B|
|502||MIO||J3||26 I/Os||PS_1V8||User configurable I/Os on B2B|
Table 4: B2B connector pin-outs of available PL and PS banks of the TE0807-03 SoM.
All MIO banks are powered from on-module DC-DC power rail. All PL I/O Banks have separate VCCO pins in the B2B connectors, valid VCCO should be supplied from the baseboard.
For detailed information about the B2B pin-out, please refer to the Pin-out table.
The configuration of the I/O's MIO13 - MIO77 are depending on the base-board peripherals connected to these pins.
The Xilinx Zynq UltraScale+ MPSoC device used on the TE0807 module has 20 high-speed data lanes (Xilinx GTH / GTR transceiver). All of them are wired directly to B2B connector. MGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pairs, four signals total per one MGT lane. Following table lists lane number, MGT bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:
|Bank||Type||Lane||Signal Name||B2B Pin||FPGA Pin|
Table 5: MGT lanes
There are 2 clock sources for the GTH and GTR transceivers. The clock inputs of the MGT transceivers are connected directly to the B2B connectors, so the clock can be provided by the carrier board. The second clock source is provided by the on-board clock generator Si5345A (U5). As there are no capacitive coupling of the data and clock lines that are connected to the B2B connectors, these may be required on the user’s PCB depending on the application.
|Clock signal||Bank||Source||FPGA Pin||Notes|
|B224_CLK0_P||224||B2B, J3-62||MGTREFCLK0P_224, R8||Supplied by the carrier board|
|B224_CLK0_N||224||B2B, J3-60||MGTREFCLK0N_224, R7||Supplied by the carrier board|
|B224_CLK1_P||224||U5, CLK4_P||MGTREFCLK1P_224, N8||On-board Si5345A|
|B224_CLK1_N||224||U5, CLK4_N||MGTREFCLK1N_224, N7||On-board Si5345A|
|B225_CLK0_P||225||B2B, J3-67||MGTREFCLK0P_225, L8||Supplied by the carrier board|
|B225_CLK0_N||225||B2B, J3-65||MGTREFCLK0N_225, L7||Supplied by the carrier board|
|B225_CLK1_P||225||U5, CLK3_P||MGTREFCLK1P_225, J8||On-board Si5345A|
|B225_CLK1_N||225||U5, CLK3_N||MGTREFCLK1N_225, J7||On-board Si5345A|
|B226_CLK0_P||226||U5, CLK2_P||MGTREFCLK0P_226, H10||On-board Si5345A|
|B226_CLK0_N||226||U5, CLK2_N||MGTREFCLK0N_226, H9||On-board Si5345A|
|B226_CLK1_P||226||B2B, J3-61||MGTREFCLK1P_226, F10||Supplied by the carrier board|
|B226_CLK1_N||226||B2B, J3-59||MGTREFCLK1N_226, F9||Supplied by the carrier board|
|B227_CLK0_P||227||U5, CLK1_P||MGTREFCLK0P_227, D10||On-board Si5345A|
|B227_CLK0_N||227||U5, CLK1_N||MGTREFCLK0N_227, D9||On-board Si5345A|
|B227_CLK1_P||227||B2B, J2-22||MGTREFCLK1P_227, B10||Supplied by the carrier board|
|B227_CLK1_N||227||B2B, J2-24||MGTREFCLK1N_227, B9||Supplied by the carrier board|
|B505_CLK0_P||505||B2B, J2-10||PS_MGTREFCLK0P_505, M23||Supplied by the carrier board|
|B505_CLK0_N||505||B2B, J2-12||PS_MGTREFCLK0N_505, M24||Supplied by the carrier board|
|B505_CLK1_P||505||B2B, J2-16||PS_MGTREFCLK1P_505, L25||Supplied by the carrier board|
|B505_CLK1_N||505||B2B, J2-18||PS_MGTREFCLK1N_505, L26||Supplied by the carrier board|
|B505_CLK2_P||505||U5, CLK5_P||PS_MGTREFCLK2P_505, K23||On-board Si5345A|
|B505_CLK2_N||505||U5, CLK5_N||PS_MGTREFCLK2N_505, K24||On-board Si5345A|
|B505_CLK3_P||505||U5, CLK6_P||PS_MGTREFCLK3P_505, H23||On-board Si5345A|
|B505_CLK3_N||505||U5, CLK6_N||PS_MGTREFCLK3N_505, H24||On-board Si5345A|
Table 6: MGT reference clock sources
JTAG access is provided through the MPSoC's PS configuration bank 503 with bank voltage PS_1V8.
|JTAG Signal||B2B Connector Pin|
Table 7: B2B connector pin-out of JTAG interface.
The Xilinx Zynq UltraScale+ MPSoC's PS configuration bank 503 control signal pins are accessible through B2B connector J2.
For further information about the particular control signals and how to use and evaluate them, refer to the Xilinx Zynq UltraScale+ MPSoC TRM and UltraScale Architecture Configuration - User Guide.
|Signal||B2B Connector Pin||Function|
|DONE||J2-116||PL configuration completed.|
|PROG_B||J2-100||PL configuration reset signal.|
|INIT_B||J2-98||PS is initialized after a power-on reset.|
|MODE0 ... MODE3||J2-109/J2-107/J2-105/J2-103|
4-bit boot mode pins.
For further information about the boot modes refer to the Xilinx Zynq UltraScale+ MPSoC TRM section 'Boot and Configuration'.
|ERR_STATUS / ERR_OUT||J2-86 / J2-88|
ERR_OUT signal is asserted for accidental loss of power, an error, or an exception in the MPSoC's Platform Management Unit (PMU).
ERR_STATUS indicates a secure lock-down state.
|PUDC_B||J2-127||Pull-up during configuration (pulled-up to PL_1V8).|
Table 8: B2B connector pin-out of MPSoC's PS configuration bank.
The Xilinx Zynq UltraScale+ MPSoC provides differential pairs for analog input values. The pins are exposed to B2B-connector J2.
|Signal||B2B Connector Pin||Function|
|V_P, V_N||J2-113, J2-115||System Monitor|
|DX_P, DX_N||J2-119, J2-121||Temperature-sensing diode pins|
Table 9: B2B connector pin-out of analog input pins
Quad SPI Flash memory ICs U7 and U17 are connected to the Zynq MPSoC PS QSPI0 interface via PS MIO bank 500, pins MIO0 ... MIO5 and MIO7 ... MIO12.
|MIO||Signal Name||U7 Pin||MIO||Signal Name||U17 Pin|
|0||SPI Flash CLK||B2||7||SPI Flash CS||C2|
|1||SPI Flash IO1||D2||8||SPI Flash IO0||D3|
|2||SPI Flash IO2||C4||9||SPI Flash IO1||D2|
|3||SPI Flash IO3||D4||10||SPI Flash IO2||C4|
|4||SPI Flash IO0||D3||11||SPI Flash IO3||D4|
|5||SPI Flash CS||C2||12||SPI Flash CLK||B2|
Table 10: PS MIO pin assignment of the Quad SPI Flash memory ICs.
|PS MIO||Function||Connected to|
|13 ... 77||user dependent||B2B connector J2|
Table 11: TE0807-03 PS MIO mapping
The TE0807 SoM can be configured with max. 512 MByte Flash memory for configuration and operation.
|SPI Flash||N25Q512A11G1240E||U7||QSPI0||MIO0 ... MIO5||dual parallel booting possible, 64 MByte memory per Flash IC at standard configuration|
|SPI Flash||N25Q512A11G1240E||U17||QSPI0||MIO7 ... MIO12|
Table 12: Peripherals connected to the PS MIO pins.
The TE0807-03 SoM is equipped with four DDR4 SDRAM chips with a total of up to 8 GByte memory. The SDRAM chips are connected to the Zynq MPSoC's PS DDR controller (bank 504) with a 64bit wide data bus.
Refer to the Xilinx Zynq UltraScale+ datasheet DS925 for more information on whether the specific package of the Zynq UltraScale+ MPSoC supports the maximum data transmission rate of 2400 MByte/s.
Following table illustrates on-board Si5345A programmable clock multiplier chip inputs and outputs:
|IN0||On-board Oscillator (U25)||25.000000 MHz||-|
|IN1||B2B Connector pins J2-4, J2-6 (differential pair)||User||AC decoupling required on base|
|IN2||B2B Connector pins J3-66, J3-68 (differential pair)||User||AC decoupling required on base|
|IN3||OUT9||User||Loop-back from OUT9|
|XA/XB||Quartz (Y1)||50.000 MHz||-|
|OUT0||B2B Connector pins J2-3, J2-1 (differential pair)||User||Default off|
|OUT1||B227 CLK0||User||Default off|
|OUT2||B226 CLK0||User||Default off|
|OUT3||B225 CLK1||User||Default off|
|OUT4||B224 CLK1||User||Default off|
|OUT5||B505 CLK2||User||Default off|
|OUT6||B505 CLK3||User||Default off|
|OUT7||B2B Connector pins J2-7, J2-9 (differential pair)||User||Default off|
|OUT8||B2B Connector pins J2-13, J2-15 (differential pair)||User||Default off|
|OUT9||IN3 (Loop-back)||User||Default off|
Table 13: Programmable PLL clock generator input/output.
The Si5345A programmable clock generator's control interface pins are exposed to B2B connector J2. For further information refer to the Si5345A data sheet.
|Signal||B2B Connector Pin||Function|
|PLL_LOLN||J2-85||Loss of lock (active-low)|
|PLL_SEL0 / PLL_SEL1||J2-93 / J2-87||Manual input switching|
Device reset (active-low)
|PLL_SCL / PLL_SDA||J2-90 / J2-92|
I2C interface, external pull-ups needed for SCL / SDA lines
I2C address in current configuration: 1101001b.
Table 14: B2B connector pin-out of Si5345A programmable clock generator.
Si5345 OTP ROM is not programmed by default at delivery, so it is customers responsibility to either configure Si5345 during FSBL or then use SiLabs programmer and program the OTP ROM with customer fixed clock setup.
Si5345 OTP can only be programmed two times, as different user configurations may required different setup TE0808 is normally shipped with blank OTP.
For more information refer to Si5345 at SiLabs.
The TE0808-04 SoM is equipped with two on-board oscillators to provide the Zynq's MPSoC's PS configuration bank 503 with reference clock signals.
|Clock||Signal Schematic Name||Frequency||Connected to Bank 503 Pin|
|MEMS Oscillator, U32||PS_CLK||33.333333 MHz||Bank 503 Pin P20|
|Quartz crystal, Y2||XTALI / XTALO||32.768 kHz||Bank 503 Pin R22/R23|
|Quartz crystal, Y1||XAXB_P / XAXB_N||50.000 MHz||PLL U5, Pin XA/XB|
Table 15: On-board osciallators
There is one Microchip 24AA025E48 serial EEPROMs (U11) present containing a globally unique 48-bit node address, which are compatible with EUI-48(TM) specification. The device are organized as two blocks of 128 x 8 Kbit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. The MAC address EEPROM accessible over I2C bus on B2B connector J2-92 (PLL_SDA) / J2-90 (PLL_SCL).
|Color||Connected to||Description and Notes|
|D1||Red||DONE signal (PS Configuration Bank 503)||This LED goes ON when power has been applied to the module and|
stays ON until MPSoC's programmable logic is configured properly.
Table 16: LED's description.
The maximum power consumption of a module mainly depends on the design which is running on the FPGA.
Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.
|Power Input Pin||Typical Current|
Table 17: Maximum current of power supplies. *to be determined soon with reference design setup.
Power supply with minimum current capability of 3A for system startup is recommended. For the lowest power consumption and highest efficiency of on board DC/DC regulators it is recommended to powering the module from one single 3.3V supply. Except 'PS_BATT', all input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.
The TE0807 module equipped with the Xilinx Zynq UltraScale+ MPSoC delivers a heterogeneous multi-processing system with integrated programmable logic and independently operable elements and is designed to meet embedded system power management requirement by advanced power management features. This features allow to offset the power and heat constraints against overall performance and operational efficiency.
This features allowing highly flexible power management are achieved by establishing Power Domains for power isolation. The Zynq UltraScale+ MPSoC has multiple power domains, whereby each power domain requires its own particular external DC-DC converters.
The Processing System contains three Power Domains:
The fourth Power Domain is for the Programmable Logic (PL). If individual Power Domain control is not required, power rails can be shared between domains.
On the TE0807 SoM, following power domains can be powered up individually with power rails available on the B2B connectors:
Each power domain has its own enable and power good signals. The power rail GT_DCDC is needed to generate the voltages for the Multi Gigabit Transceiver units of the Zynq UltraScale+ MPSoC.
The power rails DCDCIN, LP_DCDC, PL_DCIN, PS_BATT have to be powered up on the assigned pins of the B2B connectors as listed on the section "Power Rails". Except 'PS_BATT' (see section "Recommended Operation Conditions"), all power-rails can be powered from 3.3V power sources (also share the same source, if power domain control is not required).
There are following dependencies how the initial voltages of the power rails on the B2B connectors are distributed to the on-board DC-DC converters, which power up further DC-DC converters and the particular on-board voltages:
See also Xilinx datasheet DS925 for additional information. User should also check related base board documentation when intending base board design for TE0807 module.
The TE0807 SoM meets the recommended criteria to power up the Xilinx Zynq UltraScale+ MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular Power Domains and powering up the on-board voltages.
The on-board voltages of the TE0807 SoM will be powered-up in order of a determined sequence by activating the above-mentioned power rails and the Enable-Signals of the DC-DC converters. The on-board voltages will be powered up at three steps.
Hence, those three power instances will be powered up consecutively and the Power-Good-Signals of the previous instance has to be asserted.
Following diagram describes the sequence of enabling the three power instances utilizing the DC-DC converter control signals (Enable, Power-Good), which will power-up in descending order as listed in the blocks of the diagram.
The control signals have to be asserted on the B2B connector J2, whereby some of the Power-Good signals need external pull-up resistors.
|Enable-Signal||B2B Connector Pin||Max. Voltage||Note||Power-Good-Signal||B2B Connector Pin||Pull-up Resistor||Note|
|EN_LPD||J2-108||6V||TPS82085SIL data sheet||LP_GOOD||J2-106||4K7, pulled up to LP_DCDC||-|
|EN_FPD||J2-102||DCDCIN||NC7S08P5X data sheet||PG_FPD||J2-110||4K7, pulled up to DCDCIN||-|
|EN_PL||J2-101||PL_DCIN||left floating for logic high|
(drive to GND for logic low)
|PG_PL||J2-104||4K7, pulled up to PL_DCIN|
|EN_DDR||J2-112||DCDCIN||NC7S08P5X data sheet||PG_DDR||J2-114||4K7, pulled up to DCDCIN||-|
|EN_PSGT||J2-84||DCDCIN||NC7S08P5X data sheet||PG_PSGT||J2-82||External pull-up needed (max. 5.5V),|
max. sink current 1 mA
|TPS74801 data sheet|
|EN_GT_R||J2-95||GT_DCDC||NC7S08P5X data sheet||PG_GT_R||J2-91||External pull-up needed (max. 5.5V),|
max. sink current 1 mA
|TPS74401 data sheet|
|EN_PLL_PWR||J2-77||6V||TPS82085SIL data sheet||PG_PLL_1V8||J2-80||External pull-up needed (max. 5.5V),|
max. sink current 1 mA
|TPS82085SIL data sheet|
Table 18: Recommended operation conditions of DC-DC converter control signals.
|To avoid any damage to the MPSoC module, check for stabilized on-board voltages in steady state before powering up the MPSoC's I/O bank voltages VCCOx. All I/Os should be tri-stated during power-on sequence.|
Core voltages and main supply voltages have to reach stable state and their "Power Good"-signals have to be asserted before other voltages like bank's I/O voltages (VCCOx) can be powered up.
It is important that all PS and PL I/Os are tri-stated at power-on until the "Power Good"-signals are high, meaning that all on-module voltages have become stable and module is properly powered up.
See Xilinx datasheet DS925 for additional information. User should also check related base board documentation when intending base board design for TE0808 SoM.
The voltages LP_DCDC and LP_0V85 are monitored by the voltage monitor circuit U41, which generates the POR_B reset signal at power-on. A manual reset is also possible by driving the MR-pin (J2-83) to GND. Leave this pin unconnected or connect to VDD (LP_DCDC) when unused.
Power Rail Name
|B2B J1 Pins||B2B J2 Pins||B2B J3 Pins||B2B J4 Pins|
|PL_DCIN||151, 153, 155, 157, 159||-||-||-||Input||-|
154, 156, 158, 160,
|LP_DCDC||-||138, 140, 142, 144||-||-||Input||-|
|GT_DCDC||-||-||157, 158, 159, 160||-||Input||-|
|PLL_3V3||-||-||152||-||Input||U5 (programmable PLL)|
3.3V nominal input
|SI_PLL_1V8||-||-||151||-||Output||Internal voltage level|
1.8V nominal output
Internal voltage level
Internal voltage level
Internal voltage level
Table 19: TE0807-03 power rails
|Bank||Type||Schematic Name||Voltage||Reference Input Voltage||Voltage Range|
|47||HD||VCCO47||user||-||1.2V to 3.3V|
|48||HD||VCCO48||user||-||1.2V to 3.3V|
|64||HP||VCCO64||user||VREF_64, pin J4-88||1.2V to 1.8V|
|65||HP||VCCO65||user||VREF_65, pin J4-15||1.2V to 1.8V|
|66||HP||VCCO66||user||VREF_66, pin J1-108||1.2V to 1.8V|
Table 20: TE0807-03 I/O bank voltages
See Xilinx Zynq UltraScale+ datasheet DS925 for the voltage ranges allowed.
|Trenz shop TE0807 overview page|
|English page||German page|
Notes / Reference Document
|PL_DCIN||-0.3||4||V||TPS82085SIL / EN63A0QI data sheet/ Limit is LP_DCDC over EN/PG|
|DCDCIN||-0.3||4||V||TPS82085SIL / TPS51206 data sheet/ Limit is LP_DCDC over EN/PG|
|LP_DCDC||-0.3||4||V||TPS3106K33DBVR data sheet|
|GT_DCDC||-0.3||4||V||TPS82085SIL data sheet/ Limit is LP_DCDC over EN/PG|
|PS_BATT||-0.5||2||V||Xilinx DS925 data sheet|
|PLL_3V3||-0.5||3.8||V||Si5345/44/42 data sheet|
|VCCO for HD I/O banks||-0.5||3.4||V||Xilinx DS925 data sheet|
|VCCO for HP I/O banks||-0.5||2||V||Xilinx DS925 data sheet|
|I/O input voltage for HD I/O banks||-0.55||VCCO + 0.55||V||Xilinx DS925 data sheet|
|I/O input voltage for HP I/O banks||-0.55||VCCO + 0.55||V||Xilinx DS925 data sheet|
|PS I/O input voltage (MIO pins)||-0.5||VCCO_PSIO + 0.55||V||Xilinx DS925 data sheet,|
VCCO_PSIO 1.8V nominally
|PS GTR reference clocks absolute input voltage||-0.5||1.1||V||Xilinx document DS925|
|PS GTR absolute input voltage||-0.5||1.1||V||Xilinx document DS925|
|MGT clock absolute input voltage||-0.5||1.3||V||Xilinx document DS925|
MGT Receiver (RXP/RXN) and transmitter
|-0.5||1.2||V||Xilinx DS925 data sheet|
Voltage on input pins of
|-0.5||VCC + 0.5||V||NC7S08P5X data sheet,|
see schematic for VCC
Voltage on input pins (nMR) of
|-0.3||VDD + 0.3||V|
TPS3106 data sheet,
|"Enable"-signals on TPS82085SIL|
|-0.3||7||V||TPS82085SIL data sheet|
Storage temperature (ambient)
|ROHM Semiconductor SML-P11 Series data sheet|
Table 21: Module absolute maximum ratings
|Assembly variants for higher storage temperature range are available on request.|
|Parameter||Min||Max||Unit||Notes / Reference Document|
|PL_DCIN||3.3||3.6||V||EN63A0QI / TPS82085SIL data sheet/ Limit is LP_DCDC over EN/PG|
|DCDCIN||3.3||3.6||V||TPS82085SIL / TPS51206PSQ data sheet/ Limit is LP_DCDC over EN/PG|
|LP_DCDC||3.3||3.6||V||TPS82085SIL / TPS3106 data sheet|
|GT_DCDC||3.3||3.6||V||TPS82085SIL data sheet/ Limit is LP_DCDC over EN/PG|
|PS_BATT||1.2||1.5||V||Xilinx DS925 data sheet|
|PLL_3V3||3.3||3.47||V||Si5345/44/42 data sheet|
|VCCO for HD I/O banks||1.14||3.4||V||Xilinx DS925 data sheet|
|VCCO for HP I/O banks||0.95||1.9||V||Xilinx DS925 data sheet|
|I/O input voltage for HD I/O banks.||-0.2||VCCO + 0.2||V||Xilinx DS925 data sheet|
|I/O input voltage for HP I/O banks||-0.2||VCCO + 0.2||V||Xilinx DS925 data sheet|
|PS I/O input voltage (MIO pins)||-0.2||VCCO_PSIO + 0.2||V||Xilinx DS925 data sheet,|
VCCO_PSIO 1.8V nominally
|PL bank reference voltage VREF pin||-0.5||2||V||Xilinx DS925 data sheet|
|Voltage on input pins of|
NC7S08P5X 2-Input AND Gate
NC7S08P5X data sheet,
Voltage on input pin 'MR' of
TPS3106 data sheet,
Table 22: Recommended operating conditions
Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.
|See Xilinx datasheet DS925 for more information about absolute maximum and recommended operating ratings for the Zynq UltraScale+ chips.|
Module size: 52 mm × 76 mm. Please download the assembly diagram for exact numbers
Mating height with standard connectors: 5mm
PCB thickness: 1.6mm
Highest part on PCB: approx. 3mm. Please download the step model for exact numbers
All dimensions are given in millimeters.
|PCN Link||Documentation Link|
|2020-06-05||03||current available module revision||PCN-20200511||TE0807-03|
|-||02||current available module revision||-||TE0807-02|
|-||01||first production release||-||TE0807-01|
Table 23: Hardware revision history table
<!-- Generate new entry: 1.add new row below first 2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number 3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. -->
Table 24: Document change history