<!-- Template Revision 1.64 (HTML comments will be not displayed in the document, no need to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date). --> |
<!-- General Notes: If some section is CPLD firmware dependent, make a note and if available link to the CPLD firmware description. It's in the TE shop download area in the corresponding module -> revision -> firmware folder. --> |
<!-- General Notes: Designate all graphics and pictures with a number and a description. For example "Figure 1: TE07xx-xx Block Diagram" or "Table 1: Initial delivery state". "Figure x" and "Table x" have to be formatted to bold. --> |
<!-- Download Link: Go to Base Folder of the Module or Carrier, for example : https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/TE0712 Use english URL "../en/.. --> |
Table of Contents |
<!-- Wiki Link: Go to Base Folder of the Module or Carrier, for example : https://wiki.trenz-electronic.de/display/PD/TE0712 --> |
Refer to https://wiki.trenz-electronic.de/display/PD/TEB0729+TRM for the current online version of this manual and other available documentation. |
The Trenz Electronic TEB0729 is a Carrier Board designed especially for the TE0729 Zynq-7000 SoM. The board exposes the module's B2B connector pins to accessible connectors and provides on-board peripheral components to test and evaluate TE Zynq-7000 SoMs and for developing purposes..
The Carrier Board provides soldering-pads for VG96 connectors as place-holders to get access to the PL-IO-banks and other functional units of the mounted SoM.
Additional assembly options are available for cost or performance optimization upon request.
Figure 1: TEB0729-02 block diagram.
Figure 2: TEB0729-02 main components.
Storage device name | Content | Notes |
---|---|---|
Configuration EEPROM, U1 | Empty | Not programmed |
Configuration EEPROM, U2 | Empty | Not programmed |
Table 1: Initial delivery state of programmable devices on the module.
<!-- Connections and Interfaces or B2B Pin's which are accessible by User --> |
The TEB0729 Carrier Board's Board-to-Board Connectors (B2B) have the same pin-assignment as the mounted Zynq SoM due to its hermaphroditic structure. By this connectors, the MIO- and PL-IO-bank's pins and further interfaces of the Zynq SoM can be accessed. A large quantity of these I/O's are also usable as LVDS-pairs. The connectors provide also VCCIO voltages to operate the I/O's properly.
Following table gives a summary of the available I/O's, interfaces and LVDS-pairs of the B2B connectors JB1 and JB2:
VG96 Connector Designator | Count of IO's | Count of LVDS-pairs | Available VCCIO's | Interfaces | Notes |
---|---|---|---|---|---|
JB1 | 72 | 48 | 1.8V, 2.5V | - | - |
JB2 | 64 | 5 | VCCIO_13, VCCIO_33 3.3V | I²C, | The 5 LVDS-pairs on connector JB2 have The I²C, SD IO and the UART interface pins are connected |
Table 2: General overview of PL I/O signals and SoM's interfaces connected to the B2B connectors.
The TEB0729 Carrier Board has soldering pads provides as place-holders to mount VG96 connectors J8 and J9 to get access the PL-IO-bank's pins and further interfaces of the Zynq SoM. With mounted VG96 connectors, SoM's IO's are available to the user, a large quantity of these I/O's are also usable as LVDS-pairs.
On the VG96 connector J9 are signals assigned to control the SoM and the interfaces of the SoM's Zynq chip and of its on-module peripherals:
Following table gives a summary of the pin-assignment, available interfaces and functional IO's of the VG96 connectors J8 and J9:
VG96 Connector | Count of IO's | Count of LVDS-pairs | Interfaces | SoM Control Signals | Notes |
---|---|---|---|---|---|
J8 | 72 | 48 | - | - | - |
J9 | 64 | 5 | I²C | 'NRST_IN', pin J9-A29 | Drive to ground (Push Button S1, JB3-11 (G) on XMOD header) to reset the SoM. 1) |
'NRST_OUT', pin J9-B30 | Incoming reset signal from SoM's watchdog (implemented on SoM's SC CPLD). 1) | ||||
'BOARD_STAT', pin J9-B32 | Frequently flipping signal indicating running SoM. Routed also to XMOD Header, pin JB3-9 (E). | ||||
'BOOT_MODE1', pin J9-C31 | Bootmode pin 1, use in conjunction with Bootmode pin 2. | ||||
'BOOT_MODE2', pin J9-C32 | Bootmode pin 2, use in conjunction with Bootmode pin 1. |
Table 3: General overview of PL I/O signals, SoM's interfaces and control signals connected to the VG96 connectors.
1) Use TE0729 SC CPLD firmware 'SC729_rev02org.jed' for correct functionality with HW modification.
JTAG access to the mounted SoM is provided through B2B connector JB2 and is also routed to the XMOD header JB3. With the TE0790 XMOD USB2.0 to JTAG adapter, the Zynq chip on the mounted SoM can be programed via USB2.0 interface.
JTAG Signal | B2B Connector Pin | XMOD Header JB3 | Note |
---|---|---|---|
TCK | JB2-119 | JB3-4 | - |
TDI | JB2-115 | JB3-10 | - |
TDO | JB2-117 | JB3-8 | - |
TMS | JB2-113 | JB3-12 | - |
JTAGSEL | JB2-111 | - | Select SoM's programming mode on DIP-switch S2-1. |
Table 4: JTAG interface signals.
UART interface is available on B2B connector JB2. With the TE0790 XMOD USB2.0 adapter, the UART signals can be converted to USB2.0 interface signals:
UART Signal Schematic Name | B2B | XMOD Header JB3 | Note |
---|---|---|---|
USART0_RX | JB2-94 | JB3-7 | UART receive line |
USART0_TX | JB2-96 | JB3-3 | UART transmit line |
Table 5: UART interface signals.
Two I²C interfaces are provided on B2B connector JB2. I²C0 interface is connected to the Configuration EEPROMs U1 and U2 and is dedicated to these on-board peripherals. Interface I²C1 is routed to the VG96 connector J9 and is available to the user for general purposes:
I²C Signal Schematic Name | B2B | Connected to | Note |
---|---|---|---|
I2C0_SDA | JB2-90 | EEPROMs U1, U2 | I²C data line |
I2C0_SCL | JB2-92 | EEPROMs U1, U2 | I²C clock line |
I2C1_SDA | JB2-93 | J9-A30 | I²C data line |
I2C1_SCL | JB2-95 | J9-A31 | I²C clock line |
Table 6: I²C interface signals.
The SD IO interface of the SoM's Zynq chip (MIO-bank) is routed to the on-board MicroSD Card socket J1. By this interface, the Zynq chip can be booted from an inserted MicroSD Card:
SD IO Signal Schematic Name | B2B | Connected to | Note |
---|---|---|---|
ESD_DAT0 | JB2-108 | J1-7 | SD IO data |
ESD_DAT1 | JB2-110 | J1-8 | SD IO data |
ESD_DAT2 | JB2-100 | J1-1 | SD IO data |
ESD_DAT3 | JB2-102 | J1-2 | SD IO data |
ESD_CLK | JB2-106 | J1-5 | SD IO clock |
ESD_CMD | JB2-104 | J1-3 | SD IO command |
MIO0 | JB2-87 | J1-9 | Card Detect signal |
Table 7: SD IO interface signals.
The TEB0729 Carrier Board is equipped with a Micro USB2.0 B (receptacle) socket J11. The differential data signals of the socket J11 are routed to the B2B connector JB2, where they can be accessed by the USB2.0 transceiver of the mounted SoM. The Micro USB connector can be used for Device mode, OTG Mode or Host Modes. For USB Host mode, the Carrier Board is additionally equipped with an USB load switch U3 to provide the USB interface with the USB supply voltage USB-VBUS with nominal value of 5V.
The Carrier Board provides the footprints J10 to equip the board with an USB2.0 Type A socket as an option (OTG mode is not available with USB2.0 Type A socket).
Following table gives an overview of the USB2.0 interface signals:
USB2.0 Signal Schematic Name | B2B | Connected to | Note |
---|---|---|---|
OTG-D_N | JB2-103 | J11-2, (J10-2) | USB2.0 data |
OTG-D_P | JB2-101 | J11-3, (J10-3) | USB2.0 data |
OTG-ID | JB2-109 | J11-4 | Ground this pin for A-Device (host), left floating this pin for B-Device (peripheral). |
VBUS_V_EN | JB2-97 | U3, pin 4 | Enable USB-VBUS. |
USB-VBUS | JB2-107 | J11-1, (J10-1) | USB supply voltage in Host mode. |
USB_OC | JB2-48, J9-B29 | U3, pin 5 | USB-VBUS over current signal: current-limit threshold exceeded by the connected USB device in USB Host mode. |
Table 8: USB2.0 interface signals and connections.
The TEB0729 Carrier Board is fitted with one RJ-45 Gigabit Ethernet Magnetic jack J3. The MegJack has two integrated LEDs (both green), its signals are routed as MDI (Media Dependent Interface) to the B2B connector JB2, where they can be accessed by the GbE PHY transceiver of the mounted SoM:
GbE PHY Signal Schematic Name | B2B | Connected to | Notes |
---|---|---|---|
PHY_MDI0_P | JB2-84 | J3-2 | - |
PHY_MDI0_N | JB2-82 | J3-3 | - |
PHY_MDI1_P | JB2-78 | J3-4 | - |
PHY_MDI1_N | JB2-76 | J3-5 | - |
PHY_MDI2_P | JB2-72 | J3-6 | - |
PHY_MDI2_N | JB2-70 | J3-7 | - |
PHY_MDI3_P | JB2-66 | J3-8 | - |
PHY_MDI3_N | JB2-64 | J3-9 | - |
PHY_LED0 | JB2-59 | Green MegJack J3 LED | - |
PHY_LED1 | JB2-57 | Green MegJack J3 LED | - |
Table 9: GbE interface signals and connections.
For the same GbE transceiver PHY on the mounted SoM, on the Carrier Board is also a SGMII (Serial Gigabit Media Independent Interface) available. The SGMII pins are available on VG96 connector:
GbE PHY Signal Schematic Name | B2B | Connected to | Notes |
---|---|---|---|
SIN_P | JB2-52 | J9-A16 | - |
SIN_N | JB2-54 | J9-A17 | - |
SOUT_P | JB2-58 | J9-A19 | - |
SOUT_N | JB2-60 | J9-A20 | - |
Table 10: GbE SGMII signals and connections.
The TEB0729 Carrier Board is also fitted with two additional RJ-45 MegJacks providing 10/100-BaseT Ethernet interfaces. This interfaces are routed to the B2B connector JB2
10/100-BaseT PHY Signal Schematic Name | B2B | Connected to | Notes |
---|---|---|---|
ETH1_RX_P | JB2-26 | J4-3 | - |
ETH1_RX_N | JB2-28 | J4-6 | - |
ETH1_TX_P | JB2-20 | J4-1 | - |
ETH1_TX_N | JB2-22 | J4-2 | - |
ETH1_CTREF | JB2-30 | J4-4, J4-5 | Centre Tap Reference point |
ETH1_LED0 | JB2-34 | Yellow MegJack J4 LED | - |
ETH1_LED1 | JB2-32 | Green MegJack J4 LED | - |
ETH2_RX_P | JB2-8 | J5-3 | - |
ETH2_RX_N | JB2-10 | J5-6 | - |
ETH2_TX_P | JB2-2 | J5-1 | - |
ETH2_TX_N | JB2-4 | J5-2 | - |
ETH2_CTREF | JB2-18 | J5-4, J5-5 | Centre Tap Reference point |
ETH2_LED0 | JB2-16 | Yellow MegJack J5 LED | - |
ETH2_LED1 | JB2-14 | Green MegJack J5 LED | - |
Table 11: 10/100-BaseT Ethernet interfaces signals and connections.
The JTAG interface of the mounted SoM can be accessed via header JB3, which has a 'XMOD FTDI JTAG Adapter'-compatible pin-assignment. So in use with the XMOD-FT2232H adapter-board TE0790 the mounted SoM can be programmed via USB interface. The TE0790 board provides also an UART interface to the Zynq SoM which can be accessed by the USB2.0 interface of the adapter-board while the signals between these serial interfaces will be converted. The adapter-board offers also two GPIO's, one with an indication LED (pin JB3-9 (E)) and another one with a low-active push button (pin JB3-11 (G)).
Following table describes the signals and interfaces of the XMOD header JB3:
JB3 pin | Signal Schematic Net Name | B2B | Note |
---|---|---|---|
C (pin 4) | TCK | JB2-119 | - |
D (pin 8) | TDO | JB2-117 | - |
F (pin 10) | TDI | JB2-115 | - |
H (pin 12) | TMS | JB2-113 | - |
A (pin 3) | USART0_TX | JB2-96 | - |
B (pin 7) | USART0_RX | JB2-94 | - |
E (pin 9) | BOARD_STAT | JB2-112 | also connected to VG96 connector pin J9-B32 |
G (pin 11) | NRST_IN | JB2-89 | also connected to VG96 connector pin J9-A29 |
Table 12: XMOD header signals and connections.
When using XMOD FTDI JTAG Adapter TE0790, set the DIP-switch with the setting:
By this setting, the adapter-board's VCC and VCCIO will be completely sourced by the Carrier Board.
<!-- Components on the Module, like Flash, PLL, PHY... --> |
The TEB0729 Carrier Board is equipped with two Configuration EEPROMs U1 and U2 from Microchip.
The Configuration EEPROMs are connected to the I²C0 interface of the Zynq's MIO-bank via B2B connector JB2.
Table below describes DIP-switch S2 settings for configuration of the mounted SoM:
DIP-switches S2 | Signal Schematic Net Name | Function | Note |
---|---|---|---|
S2-1 | JTAGSEL | Select Zynq chip or SC CPLD programming of mounted SoM on DIP-switch S2-1. OFF: Zynq chip programming. | Depends also on SoM's SC CPLD firmware configuration. |
S2-2 | BOOT_MODE1 | Select first bit of Zynq chips bootmode code | Refer to TE0729 TRM for detailed information about boot modes. |
S2-3 | BOOT_MODE2 | Select second bit of Zynq chips bootmode code | - |
S2-4 | x | x | not used |
Table 13: DIP-Switch S2 SoM configuration settings.
The Carrier Board VCCIO for the PL IO-banks of the mounted SoM are selectable by the jumpers J6 and J7.
Following table describes how to configure the VCCIO of the SoM's banks with jumpers:
VCCIO vs. voltage levels | VCCIO_13 | VCCIO_33 | Note |
---|---|---|---|
1.8V | J7: 1-2 | J6: 1-2 | - |
2.5V | J7: 3-4 | J6: 3-4 | - |
3.3V | J7: 5-6 | J6: 5-6 | - |
Table 14: VCCIO jumper settings.
The buffer voltage of the SoM's RTC can be supplied through the header J2. Refer to the SoM's TRM for recommended voltage range and absolute maximum ratings.
The Carrier Board's push button S1 is connected to the 'NRST_IN' signal of the mounted SoM. The function of the button is to trigger a reset of the mounted SoM by driving the reset-signal 'NRST_IN' to ground.
LED | Color | Connected to | Description and Notes |
---|---|---|---|
D1 | Red | 'MIO9', JB2- 88 | user LED |
Table 15: On-board LEDs.
<!-- If power sequencing and distribution is not so much, you can join both sub sections together --> |
The maximum power consumption of a module mainly depends on the design running on the FPGA.
Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.
Power Input | Typical Current |
---|---|
5VIN | TBD* |
Table 16: Typical power consumption.
* TBD - To Be Determined soon with reference design setup.
Power supply with minimum current capability of 3A for system startup is recommended.
To avoid any damage to the module, check for stabilized on-board voltages and VCCIO's before put voltages on PL I/O-banks and interfaces. All I/Os should be tri-stated during power-on sequence. |
Regulator dependencies and max. current.
Put power distribution diagram here...
Figure : Module power distribution diagram.
See Xilinx data sheet ... for additional information. User should also check related base board documentation when intending base board design for TE07xx module.
The TE07xx SoM meets the recommended criteria to power up the Xilinx Zynq MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular functional units of the Zynq chip and powering up the on-board voltages.
Following diagram clarifies the sequence of enabling the particular on-board voltages, which will power-up in descending order as listed in the blocks of the diagram:
Put power-on diagram here...
Figure : Module power-on diagram.
Module Connector (B2B) Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
JB1 | VIN33 | Out | Pin 1, 2, 3, 4, 5, 6 | 3.3V module supply voltage |
VCCIO_13 | Out | Pin 101, 102 | PL IO-bank VCCIO | |
VCCIO_33 | Out | Pin 29, 30 | PL IO-bank VCCIO | |
3.3V | In | Pin 65, 66 | voltage output from module | |
JB2 | 1.8V | In | Pin 49 | voltage output from module |
2.5V | In | Pin 13 | voltage output from module | |
USB-VBUS | Out | Pin 107 | USB Host supply voltage | |
VBAT_IN | Out | Pin 118 | RTC buffer voltage |
Table 17: Power pin description of B2B Module Connector.
Jumper / Header Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
J6 | VCCIO_33 | Out | Pin 2, 4, 6 | - |
1.8V | In | 5 | - | |
2.5V | In | 3 | - | |
3.3V | In | 1 | - | |
J7 | VCCIO_13 | Out | Pin 2, 4, 6 | - |
1.8V | In | 5 | - | |
2.5V | In | 3 | - | |
3.3V | In | 1 | - |
Table 18: Power Pin description of VCCIO selection jumper pin header.
Main Power Jack and Pins Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
J12 | 5VIN | In | - | - |
J9 | 5VIN | In | Pin A1, A2 | '5VIN' power supply to the Carrier Board as alternative to J12 |
Table 19: Main Power jack and pins description.
Peripheral Socket Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
J10 | USB-VBUS | Out | Pin 1 | - |
J11 | USB-VBUS | Out | Pin 1 | - |
J1 | VIN33 | Out | Pin 4 | MikroSD Card socket VDD |
Table 20: Power pin description of peripheral connector.
XMOD Header Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
JB3 | 3.3V | - | Pin 5 | not connected |
VIO | In | Pin 6 | connected to VIN33 |
Table 21: Power pin description of XMOD/JTAG Connector.
NB! Note that here we look at the module as a whole, so you just can't rely only on junction temperature or max voltage of particular SoC or FPGA chip on the module. See examples in the table below.
Module Variant | FPGA / SoC | Operating Temperature | Temperature Range |
---|---|---|---|
TE0710-02-35-2CF | XC7A35T-2CSG324C | 0°C to +70°C | Commercial |
TE0715-04-30-3E | XC7Z030-3SBG485E | 0°C to +85°C | Extended |
TE0841-01-035-1I | XCKU035-1SFVA784I | –40°C to +85°C | Industrial |
.. | .. | .. | .. |
Table : Module variants.
Parameter | Min | Max | Units | Reference Document |
---|---|---|---|---|
VIN supply voltage | V | - | ||
Storage temperature |
| °C | - |
Table : Module absolute maximum ratings.
Please check Xilinx datasheet ... for complete list of absolute maximum and recommended operating ratings. |
Parameter | Min | Max | Units | Reference Document |
---|---|---|---|---|
VIN supply voltage | ||||
Operating temperature |
Table : Module recommended operating conditions.
Commercial grade: 0°C to +70°C.
Extended grade: 0°C to +85°C.
Industrial grade: -40°C to +85°C.
Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Board size: 107.70 mm × 100 mm. Please download the assembly diagram for exact numbers.
Mating height with standard connectors: ... mm.
PCB thickness: ... mm.
Highest part on PCB: approx. ... mm. Please download the step model for exact numbers.
All dimensions are given in millimeters.
Figure : Board physical dimensions drawing.
Date | Revision | Notes | PCN | Documentation Link |
---|---|---|---|---|
- | 01 | Prototypes | ||
Table : Module hardware revision history.
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Put picture of actual PCB showing model and hardware revision number here...
Figure : Module hardware revision number.
<!-- Generate new entry: 1.add new row below first 2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number 3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> |
Date | Revision | Contributors | Description |
---|---|---|---|
Ali Naseri | initial document |
Table : Document change history.