Template Revision 2.9
- Module: TRM Name always "TE Series Name" +TRM
Example: "TE0728 TRM" - Carrier: TRM Name usually "TEB Series Name" +TRM
Example: "TEB0728 TRM"
|
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
width: 100% !important;
max-width: 1200px !important;
}
</style> |
----------------------------------------------------------------------- |
Note for Download Link of the Scroll ignore macro: |
Table of Contents |
Overview
The Cyclone10 LP Reference Kit is the world's first development board with a 55 kLE Intel Cyclone 10 LP and a variety of interfaces for numerous applications. The board is comprehensively tested and ready for use with end products and can also be ordered in customer-specific variants according to your requirements.
Refer to http://trenz.org/tei0009-info for the current online version of this manual and other available documentation.
Key Features
Note: 'Key Features' description: Important components and connector or other Features of the module → please sort and indicate assembly options |
- Intel® Cyclone 10 LP [10CL055YU484C8G],
- Package: UBGA-484
- Speed Grade: 8 (Slowest)
- Temperature: 0 °C to 85° C
- Package compatible device 10CL016, 10CL040, 10CL055, 10CL080 as assembly variant on request is possible
- 16 MBit (2 MByte) Flash Memory (optional up to 32 MBit (4 MByte) possible)
- Integrated USB-JTAG Programmer
- Pin Header Connectors
- 64 MBit (8 MByte) SDRAM, up to 512 MBit (64 MByte) memory mountable
- 64 MBit (8 MByte) User Quad-SPI Flash Memory, up to 128 MBit (16 MByte) memory mountable
- 64 MBit HyperRAM (Pseudo SRAM), up to 128 MBit (16 MByte) memory mountable
- 2x MAC Address EEPROM
- 2x Fast Ethernet PHY (10/100 Mbps)
- 8-Channel, 12-Bit, configurable ADC/DAC
- D-Sub Connector
- 2x RJ45 Connector
- LEDs:
- Status LEDs, Power LED
- 13x User LEDs
- 7-Segment Display
- Push Buttons:
- 2x Reset Push Buttons
- 5x User Push Buttons
- I/O: 70 GPIO
- 5 V Power Supply
- Dimension: 95 mm x 110 mm
- Others:
- Reverse Supply Protection
- Undervoltage/Overvoltage Protection
Block Diagram
Main Components
Notes : - Picture of the PCB (top and bottom side) with labels of important components
- Add List below
|
- Power Jack, J12
- RJ45 Socket, J8...9
- D-Sub Connector, J11
- Push Button (Reset), S7
- Grove Connector, J5
- Undervoltage/Overvoltage Protector, U9
- 7-Segment LED, D11
- 1x6 Pin Header, J4
- 1x8 Pin Header, J2...3
- 8x User LEDs (Red), D2...9
- 5x User LEDs (Red), D13...17
- 5x User Push Buttons, S1- S3...6
- Red LED (CONF_DONE), D10
- PSRAM Memory, U3
- SDRAM Memory, U10
- Voltage Regulator, U4 - U7
- AD/DA Converter, U2
- 6x Pmod Host Socket, P1...6
- Intel® Cyclone 10 LP, U1
- Serial Configuration Memory, U5
- 1x10 Pin Header, J1
- EEEPROM, U15 - U18 - U20
- FTDI USB2 to JTAG/UART Converter, U14
- Micro USB 2.0, J10
- Push Button (RST_GPIO), S2
- Oscillator, U22
- Ethernet PHY, U17 - U19
- QSPI Flash Memory, U12
Initial Delivery State
Notes : Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture. If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
Storage device name | Content | Notes |
---|
QSPI Flash (U12) | Not programmed |
| EEPROM (U15) | Programmed | FTDI configuration | EEPROM (U18, U20) | Not programmed | Except Ethernet MAC | SDRAM (U10) | Not programmed |
| PSRAM (U3) | Not programmed |
| Serial Configuration Memory (U5) | Programmed |
|
|
Configuration Signals
- Overview of Boot Mode, Reset, Enables.
|
Configuration mode has been set to AS (Active Serial) configuration.
MODE Signal State | MSEL0 | MSEL1 | MSEL2 | MSEL3 | Connected to | Boot Mode |
---|
MSEL[0:3] | 0 | 1 | 0 | 0 | Bank 6 | AS (Active Serial) |
|
Signal | Connected to | Note |
---|
RESET | S7 (Push button) | Connected to nCONFIG. |
|
Signals, Interfaces and Pins
Notes : - For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
- For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
|
I/Os on Pin Headers and Connectors
FPGA bank number and number of I/O signals connected to the B2B connector:
FPGA Bank | Connector | I/O Signal Count | Voltage Level | Notes |
---|
Bank 1 | J1 (Pin header) | 8 Single ended | 3.3 V |
| J2 (Pin header) | 8 Single ended | 3.3 V |
| J4 (Pin header) | 6 Single ended | 3.3 V |
| Bank 2 | J3 (Pin header) | 1 Single ended | 3.3 V |
| P1 (Pmod Host Socket) | 8 Single ended | 3.3 V |
| P2 (Pmod Host Socket) | 8 Single ended | 3.3 V |
| J11 (VGA host Socket) | 14 Single ended | 3.3 V |
| Bank 6 | J5 (Grove connector) | 2 Single ended | 3.3 V |
| Bank 7 | P5 (Pmod Host Socket) | 8 Single ended | 3.3 V |
| P6 (Pmod Host Socket) | 8 Single ended | 3.3 V |
| Bank 8 | P3 (Pmod Host Socket) | 8 Single ended | 3.3 V |
| P4 (Pmod Host Socket) | 8 Single ended | 3.3 V |
|
|
Pmod Host Socket
TEI0009 has 6 Pmod 2x6 host sockets which are connected to Cyclon 10 LP (U1).
Designator | Signals | Connected to | Notes |
---|
P1 | P1_IO1...8 | Bank 2 |
| P2 | P2_IO1...8 | Bank 2 |
| P3 | P3_IO1...8 | Bank 8 |
| P4 | P4_IO1...8 | Bank 8 |
| P5 | P5_IO1...8 | Bank 7 |
| P6 | P6_IO1...8 | Bank 7 |
|
|
Pin Header
TEI0009 has 5 pin headers. The pin headers J1...4 are usable for Arduino modules, too.
Pin Header J1 | Signals | Connected to | Notes |
---|
J1 - 1...6 | D8...13 | Bank 1 |
| J1 - 7 | GND |
|
| J1 - 8 | AREF | ADC/DAC |
| J1 - 9 | D14_SDA | Bank 1 |
| J1 - 10 | D14_SCL | Bank 1 |
|
|
Pin Header J2 | Signals | Connected to | Notes |
---|
J2 - 1 | D0_RXD | Bank 1 |
| J2 - 2 | D1_TXD | Bank 1 |
| J2 - 3...8 | D2...4 | Bank 1 |
|
|
Pin Header J3 | Signals | Connected to | Notes |
---|
J2 - 1 | NC | - |
| J3 - 2 | 3.3V | 3.3 V |
| J3 - 3 | EXT_RST | Bank 2 | Pulled- up to 3.3 V | J3 - 4 | 3.3V | 3.3 V |
| J3 - 5 | 5V | 5 V |
| J3 - 6...7 | GND | GND |
| J2 - 8 | NC | - |
|
|
Pin Header J4 | Signals | Connected to | Notes |
---|
J4 - 1...6 | AIN0...5 | FPGA Bank 1 and ADC/DAC |
|
|
Pin Header J5 | Signals | Connected to | Notes |
---|
J5 - 1 | I2C_SCL | FPGA Bank 6 and EEPROM (U18,U20) | Pulled-up to 3.3V. | J5 - 2 | I2C_SDA | FPGA Bank 6 and EEPROM (U18,U20) | Pulled-up to 3.3V. | J5 - 3 | 3.3V | 3.3 V |
| J5 - 4 | GND | GND |
|
|
Micro USB 2.0 Connector
FTDI FT2232 (U14) can be accessed through micro USB 2.0 B connector (J10) for JTAG (channel A). Channel B is connected to the FPGA and can be used for UART or other standards.
RJ45 Connectors
TEI0009 is equipped with two RJ45 connectors and two Ethernet PHYs. RJ45 connectors J8 and J9 are connected to Ethernet PHYs U17 and U19 respectively.
Pin | Schematic | ETH1 Pin | ETH2 Pin | Notes |
---|
TD+ | ETH1_TX_P, ETH2_TX_P | U17 - TXP | U19 - TXP |
| CT | ETH1_CTREF_TCT, ETH2_CTREF_TCT | - | - |
| TD- | ETH1_TX_N, ETH2_TX_N | U17 - TXM | U19 - TXM |
| RD+ | ETH1_RX_P, ETH2_RX_P | U17 - RXP | U19 - RXP |
| CT | ETH1_CTREF_RCT, ETH2_CTREF_RCT | - | - |
| RD- | ETH1_RX_N, ETH2_RX_N | U17 - RXM | U19 - RXM |
| LED Green | ETH1_LED0, ETH2_LED0 | U17 - LED0/NWAYEN | U19 - LED0/NWAYEN |
| LED Yellow | ETH1_LED1, ETH2_LED1 | U17 - LED1/SPEED | U19 - LED1/SPEED |
|
|
D-Sub Connectors
TEI0009 is equipped with a D-Sub connector which provides interface to Cyclone 10 LP through Bank 2.
Schematic | Corresponding Signals | Connected to | Notes |
---|
VGA_RED | VGA_R0...3 | Bank 2 | Red channel | VGA_GREEN | VGA_G0...3 | Bank 2 | Green channel | VGA_BLUE | VGA_B0...3 | Bank 2 | Blue channel | VGA_RGB_HSYNC | VGA_HS | Bank 2 | Horizontal sync | VGA_RGB_VSYNC | VGA_VS | Bank 2 | Vertical sync |
|
On-board Peripherals
Notes : - add subsection for every component which is important for design, for example:
- Two 100 Mbit Ethernet Transciever PHY
- USB PHY
- Programmable Clock Generator
- Oscillators
- eMMCs
- RTC
- FTDI
- ...
- DIP-Switches
- Buttons
- LEDs
|
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection |
QSPI Flash Memory
Notes : Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options. |
There is a 64MBit (8 MByte) QSPI Flash memory (U12) provided by Integrated Silicon Solution Inc. which can be used to store data or configuration. Up to 128 MBit (16 MByte) memory is possible on other assembly option.
Pin | Schematic | Connected to | Notes |
---|
CS | F_CS | Bank 7 |
| CLK | F_CLK | Bank 7 |
| IO0...3 | F_IO0...3 | Bank 7 |
|
|
SDRAM Memory
Notes : Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3) |
The TEI0009 has 64 MBit (8 MByte) volatile memory provided by Integrated Silicon Solution Inc., SDRAM IC(U10) for storing user application code and data. Up to 512 MBit (64 MByte) SDRAM is possible on other assembly option.
PSRAM Memory
The TEI0009 is integrated with 64 Mbit (8 MByte) Pseudo Static Random Access Memory (PSRAM) using a self-refresh DRAM array organized as 8M words by 8 bits. The device supports a HyperBus interface, Very Low Signal Count (Address, Command and data through 8 DQ pins), Hidden Refresh Operation, and Automotive Temperature Operation. Up to 128 MBit (16 MByte) memory is possible on other assembly option.
7-Segment Display
The TEI0009 has a 4-Digit-7-Segment LED display which is connected to Bank 6.
Pin | Schematic | Connected to | Notes |
---|
A/L1 | SEG_CA | Bank 6 |
| B/L2 | SEG_CB | Bank 6 |
| C/L3 | SEG_CC | Bank 6 |
| D | SEG_CD | Bank 6 |
| E | SEG_CE | Bank 6 |
| F | SEG_CF | Bank 6 |
| G | SEG_CG | Bank 6 |
| DP | SEG_CDP | Bank 6 |
| A1 | SEG_AN | Bank 6 |
| A2 | SEG_AN4 | Bank 6 |
| A3 | SEG_AN3 | Bank 6 |
| A4 | SEG_AN2 | Bank 6 |
| L1-L3 | SEG_AN1 | Bank 6 |
|
|
FTDI FT2232
The FTDI chip U14 converts signals from USB 2.0 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet for more information about the capacity of the FT2232H chip.
Channel A of FTDI FT2232H chip is used in MPPSE mode for JTAG. Channel B is routed to FPGA bank 6 and is usable for other standard interfaces.
The configuration of FTDI FT2232H chip is pre-programmed on the EEPROM U15.
FTDI Chip Pin | Signal Schematic Name | Connected to | Notes |
---|
ADBUS0 | TCK | Bank 1 | JTAG interface | ADBUS1 | TDI | Bank 1 | ADBUS2 | TDO | Bank 1 | ADBUS3 | TMS | Bank 1 | BDBUS0...7 | BDBUS0...7 | Bank 6 |
| BCBUS0...7 | BCBUS0...7 | Bank 6 |
| EECS | EECS | EEPROM, U15 |
| EECLK | EECLK | EEPROM, U15 |
| EEDATA | EEDATA | EEPROM, U15 |
| OSCI | CK12M | 12 MHz Oscillator, U16 |
| DM | D_N | Micro USB 2.0, J10 |
| DP | D_P | Micro USB 2.0, J10 |
|
|
Serial Configuration Memory
On-board serial configuration memory (U5) is provided by Intel with 16 MBit (2 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration via JTAG interface. The memory is connected to FPGA bank 1 via active serial (AS) x1 interface.
Configuration Memory Pin | Signal Schematic Name | Connected to | Notes |
---|
DATA1 | AS_DATA0 | U1, Bank 1
|
| DATA0 | AS_ASDO | U1, Bank 1 |
| nCS | AS_nCS | U1, Bank 1 |
| DCLK | AS_DCLK | U1, Bank 1 |
|
|
Ethernet PHY
The TEI0009 is equipped with two Ethernet PHY (U17, U19) which are connected to two RJ45 (J8, J9) connectors.
Ethernet PHY Pin | Signal Schematic Names (ETH1/ETH2) | ETH 1 | ETH 2 | Note |
---|
TXD0...3 | ETH1_TXD0...3, ETH2_TXD0...3 | Bank 5 | Bank 5 |
| TXC | ETH1_TXC, ETH2_TXC | Bank 5 | Bank 5 |
| TXEN | ETH1_TXEN, ETH2_TXEN | Bank 5 | Bank 5 |
| RXD0...3 | ETH1_RXD0...3, ETH2_RXD0...3 | Bank 5 | Bank 5 |
| RXC/B-CAST_OFF | ETH1_RXC, ETH2_RXC | Bank 5 | Bank 5 |
| RXER/ISO | ETH1_RXER, ETH2_RXER | Bank 5 | Bank 5 |
| INTRP/nNAND_Tree | ETH1_INTRP, ETH2_INTRP | Bank 5 | Bank 5 |
| XI | ETH1_CLKIN, ETH2_CLKIN | Oscillator, U22 | Oscillator, U22 |
| MDC | ETH1_MDC, ETH2_MDC | Bank 5 | Bank 5 |
| MDIO | ETH1_MDIO, ETH2_MDIO | Bank 5 | Bank 5 |
| COL/CONFIG0 | ETH1_COL, ETH2_COL | Bank 5 | Bank 5 |
| CRS/CONFIG1 | ETH1_CRS, ETH2_CRS | Bank 5 | Bank 5 |
| RXDV/CONFIG2 | ETH1_RXDV, ETH2_RXDV | Bank 5 | Bank 5 |
| LED0/NWAYEN | ETH1_LED0, ETH2_LED0 | RJ45 - Green LED, J8 | RJ45 - Green LED, J9 |
| LED1/SPEED | ETH1_LED1, ETH2_LED1 | RJ45 - Yellow LED, J8 | RJ45 - Yellow LED, J9 |
| nRST | ETH1_RST, ETH2_RST | Bank 5 | Bank 5 |
| RXM | ETH1_RX_N, ETH2_RX_N | RJ45, J8 | RJ45, J9 |
| RXP | ETH1_RX_P, ETH2_RX_P | RJ45, J8 | RJ45, J9 |
| TXM | ETH1_TX_N, ETH2_TX_N | RJ45, J8 | RJ45, J9 |
| TXP | ETH1_TX_P, ETH2_TX_P | RJ45, J8 | RJ45, J9 |
|
|
EEPROM
TEI0009 has three EEPROM, U15, U18 and U20. U15 is pre-programmed for the FTDI FT2232H configuration. U18 and U19 are used for the MAC address configuration.
Designator | EEPROM Pin | Signal Schematic Names | Connected to | Notes |
---|
U15 | CS | EECS | FTDI, U14 |
| CLK | EECLK | FTDI, U14 |
| DIN/DOUT | EEDATA | FTDI, U14 |
|
|
Designator | Pin | Schematic | Connected to | Grove Header | Notes |
---|
U18, U20 | SCL | I2C_SCL | Bank 6 | J5 |
| SDA | I2C_SDA | Bank 6 | J5 |
|
|
I2C Address | Designator | Notes |
---|
0x50 | U18 |
| 0x51 | U20 |
|
|
ADC/DAC
The TEI0009 module is equipped with a 12 bit ADC/DAC (U2).
Pins | Schematic | Connected to | Notes |
---|
nRESET | ADDA_RSTN | Bank 2, U1 |
| nSYNC | ADDA_SYNC | Bank 2, U1 |
| SCLK | MCLK | Bank 2, U1 |
| SDI | MOSI | Bank 2, U1 |
| SDO | MISO | Bank 2, U1 |
| VREF | AREF | Pin Header, J1 | External reference is 1 V to 3.3 V. → ??? Internal reference is 2.5 V. | IO0...5 | AIN0...5 | Bank 1, U1 Pin Header, J4 |
|
|
LEDs
Schematic | Designator | Color | Connected to | Active Level | Note |
---|
LED1...8 | D2...9 | Red | Bank 3 | High |
| LED_PB1 | D13...17 | Red | Bank 7 | High |
| CONF_DONE | D10 | Red | Bank 6 | Low |
|
|
Push Buttons
Designator | Connected to | Functionality | Note |
---|
S7 | RESET | High |
| S2 | RST_GPIO | High |
| S1, S3...6 | USER_BTN1...5 | User push buttons | connected to bank 3 |
|
Clock Sources
Designator | Description | Frequency | Note |
---|
U22 | MEMS Oscillator | 25 MHz |
| U16 | MEMS Oscillator | 12 MHz |
|
|
Power and Power-On Sequence
In 'Power and Power-on Sequence' section there are three important digrams which must be drawn: - Power on-sequence
- Power distribution
- Voltage monitoring circuit
|
Power Supply
Power supply with minimum current capability of 1A for system startup is recommended.
Power Consumption
FPGA | Typical Current |
---|
Intel Cyclone 10 LP FPGA | TBD* |
|
* TBD - To Be Determined
Power Distribution Dependencies
Power-On Sequence
There is no power on sequence, After power on, all regulators will be enabled as you can see in the diagram below.
Voltage Monitor Circuit
There is a diod (D12) which protects the board from reverse polarity, Additionaly there is an Over/under voltage (IC) which protects the board from over voltage damages.
Power Rails
Connector Designator | VCC / VCCIO Schematic Name | Pin | Direction | Notes |
---|
J3 | 3.3V | 2,4 | Out |
| 5V | 5 | Out |
| J5 | 3.3V | 3 | Out |
|
|
Bank Voltages
| Schematic Name | | Notes |
---|
Bank 1 | VCCIO1 | 3.3V |
| Bank 2 | VCCIO2 | 3.3V |
| Bank 3 | VCCIO3 | 3.3V |
| Bank 4 | VCCIO4 | 3.3V |
| Bank 5 | VCCIO5 | 3.3V |
| Bank 6 | VCCIO6 | 3.3V |
| Bank 7 | VCCIO7 | 3.3V |
| Bank 8 | VCCIO8 | 3.3V |
|
|
Technical Specifications
Absolute Maximum Ratings
Symbols | Description | Min | Max | Unit | Note |
---|
VIN | Input supply voltage | -5.0 | 5.0 | V |
| VCCIO | I/O buffers power supply | -0.5 | 3.75 | V |
| VCCINT | Core voltage | -0.5 | 1.8 | V |
| VCCD_PLL | PLL digital power supply | -0.5 | 1.8 | V |
| VCCA | Phase-locked loop (PLL) analog power supply | -0.5 | 3.75 | V |
| V_AN | Analog Input Voltage on ADC/DAC (U2) | -0.3 | 3.6 | V |
| V_DIG | Digital Input Voltage on ADC/DAC (U2) | -0.3 | 3.6 | V |
| V_REF_IN | Internal Reference Voltage Voltage on ADC/DAC (U2) | -0.3 | 3.6 | V |
| V_REF_EX | External Reference Voltage Voltage on ADC/DAC (U2) | -0.3 | 3.6 | V |
| T_STG | Storage Temperature | -35 | 85 | °C | See LTC2623WC datasheet |
|
Recommended Operating Conditions
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Parameter | Min | Max | Units | Reference Document |
---|
VIN | 4.75 | 5.25 | V |
| VCCIO | 3.135 | 3.465 | V | See Cyclone 10 LP datasheet. | VCCINT | 1.15 | 1.25 | V | See Cyclone 10 LP datasheet. | VCCD_PLL | 1.15 | 1.25 | V | See Cyclone 10 LP datasheet. | VCCA | 2.375 | 2.625 | V | See Cyclone 10 LP datasheet. | V_AN | 0 | 3.3 | V | See AD5592RBCPZ datasheet. | V_DIG | 0 | 3.3 | V | See AD5592RBCPZ datasheet. | V_REF_IN | 1 | 3 | V | See AD5592RBCPZ datasheet. | V_REF_EX | 2.45 | 2.55 | V | See AD5592RBCPZ datasheet. | T_OP | 0 | 70 | °C | See SDRAM W9864G6JT datasheet |
|
Physical Dimensions
Currently Offered Variants
Revision History
Hardware Revision History
Date | Revision | Changes | Document Link |
---|
2018-2-19 | 01 | - | REV01 | 2018-7-18 | 02 | - Change J5 from SMD connector to GROVE connector
- Connect clock 12 MHz to Bank 1
- Connect I2C SLA/SDA to Bank 3
- Remove SMA Coaxial straight J19,J20
- Remove DIP Switch S1
- Add 5 red LEDs
- Add 2 Push buttons
- Add 64 Mbit QSPI flash memory
- Change SDRAM memory, 143 MHz to 166 MHz
- Remove 10bit ADC
- Remove 10bit DAC
- Add 12bit DAC/ADC
- Remove SMA Coaxial straight J19,J20
- Remove SMA Coaxial straight J19,J20
- Remove Tranciever USB
- Remove DIP switch S2
- Different Power Dependencies
- Remove 24MHz Oscillator
- Add 4x Pmod SMD host socket
| REV02 |
|
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Document Change History
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
Add new row below first Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template - Metadata is only used of compatibility of older exports
|
Disclaimer