Template Revision 2.5
- Module: TRM Name always "TE Series Name" +TRM
Example: "TE0728 TRM" - Carrier: TRM Name usually "TEB Series Name" +TRM
Example: "TEB0728 TRM"
|
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
width: 100% !important;
max-width: 1200px !important;
}
</style> |
----------------------------------------------------------------------- |
Note for Download Link of the Scroll ignore macro: |
Table of Contents |
Overview
The Trenz Electronic TEBT0808 is a test fixture for module TE0808(REV01, REV02) and TE0803(REV01) series.
Refer to http://trenz.org/tebt0808-info for the current online version of this manual and other available documentation.
Key Features
- Pin Header for TE0790 JTAG/UART Adapter
- ARM JTAG header
- 10 Pin Header for I2C
- Done/Error/Status LEDs
- Board to Board (B2B) Connectors
- One PL GT with 4x SMA Connectors
- One PS GT with 4x SMA Connectors
- MEMS Oscillator 125.0 MHz
- Boot Mode DIP-Switch
- 2x DIP-Switches to control TE080x power domains
- Power Supply:
- Single 3.3V (Direct modules power supply)
- Dimension: 90mm x 90mm
- Others:
- One pre-assembled TE0790 XMOD FTDI JTAG adapter
Block Diagram
Main Components
Notes : - Picture of the PCB (top and bottom side) with labels of important components
- Add List below
|
- Uninsulated Power Jack. J7-J8
- SMA Coaxial straight. J6- J9...15
- Surface Mount Schottky Barrier Rectifier. D1
- ARM PJTAG Pin Header J16
- I2C Pin Header, J5
- Board to Board Connectors. J1...4
- MEMS Oscillator, U2
- On-Board LEDs, D2...4
- DIP-Switch, S1...3
- XMOD JTAG Base, JX1
Initial Delivery State
Notes : Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture. If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
Storage device name | Content | Notes |
---|
- | - | - |
|
Configuration Signals
- Overview of Boot Mode, Reset, Enables.
|
Boot mode can be set by DIP-Switch S1.
M3 | M2 | M1 | M0 | Bootmode Hex | Bootmode | Notes |
---|
ON | ON | ON | ON | 0xF | PS Main JTAG (TE0790 USB JTAG) |
| ON | ON | OFF | ON | 0xD | SPI Flash (dual parallel, 4bit x 2, 32bit Addressing) |
| ON | OFF | OFF | OFF | 0x8 | PJTAG(MIO29:26) |
|
|
Signal | B2B | Note |
---|
PLL_RST | J2-89 |
| SRST_B | J2-96 | Connected to PJTAG0_SRST - J16 |
|
Signals, Interfaces and Pins
Notes : - For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
- For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
|
Board to Board (B2B) I/Os
FPGA bank number and number of I/O signals connected to the B2B connector:
B2B Connector | Interfaces | Number of I/O | Notes |
---|
J1
| User I/O | 22 Single Ended, 11 Differential 8 Single Ended, 4 Differential 8 Single Ended, 4 Differential 8 Single Ended, 4 Differential 3 Single Ended | Connected to Module FPGA, Bank 66 Connected to Module FPGA, Bank 228 Connected to Module FPGA, Bank 229 Connected to Module FPGA, Bank 230 VCCO_66, PL_1V8 | J2
| Ethernet PHY | 32 Single Ended, 16 Differential 4 Single Ended, 16 Differential | Connected to Module FPGA, Bank 505 Connected to Module FPGA, Bank 128 | Control Signals | 15 Single Ended | PLL_SEL0, PLL_SEL1, PLL_RST, EN_GTR, EN_PL, PLL_LOLN, EN_PSGT, ERR_STATUS, ERR_OUT,SRST_B, INIT_B, PROG_B, EN_FPD , EN_LPD , DONE | Power Control Signal | 10 Single Ended | EN_PLL_PWR, PLL_FINC ,PG_PLL_1V8, LP_GOOD, PG_DDR, PG_PL, PG_FPD, PG_PSGT, PG_GT_R, PG_GT_L | JTAG Interface | 7 Single Ended | TCK, TDI, TMS, TDO, MR, Rxd, Txd | WANNE2 | 2 Single Ended | PLL_SCL, PLL_SDA | Clock | 6 Single Ended, 3 Differential | CLK0, CLK7, CLK8 | J3
| User I/O | 12 Single Ended, 6 Differential 12 Single Ended, 6 Differential | Connected to Module FPGA, Bank 48 Connected to Module FPGA, Bank 47 | Clock | 6 Single Ended, 3 Differential | CLK228, CLK229, CLK230 | PJTAG Interface | 7 Single Ended | PJTAG0_TCK, PJTAG0_TDI, PJTAG0_TMS, PJTAG0_TDO, | MIO | 27 Single Ended | MIO19..76 | UART | 2 Single Ended | TXD, RXD | Power pins | 4 Single Ended | PS_1V8, SI_PLL_1V8, VCCO_48, VCCO_47 | J4 | User I/O | 48 Single Ended, 62 Differential 4 Single Ended | Connected to Module FPGA, Bank 64 Connected to Module FPGA, Bank 64 | Power pins | 4 Single Ended | VCCO_64, VCCO65 |
|
XMOD JTAG
JTAG access to the TEBT080X is available through B2B connector JB2 using XMOD JTAG adapter TE0790 adapter.
JTAG Signal | B2B Connector | Notes |
---|
TMS | J2- 126 |
| TDI | J2- 122 |
| TDO | J2- 124 |
| TCK | J2- 120 |
|
|
There is a DIP switch, S2, on TE0790 adapter which must be set accordingly.
DIP Switch | ON | OFF | Default | Description |
---|
1 | Normal mode | Adapter board CPLD update mode | ON | Update Mode JTAG access to SC CPLD only | 2 | Do not use (illegal setting) | Normal mode | OFF | Must be always in OFF state. | 3 | VIO connected to 3.3V | Power VIO from pin header J2 | OFF | User I/O Voltage | 4 | Power 3.3V from USB | Power 3.3V from pin header J2 | OFF | Power on-board peripherals (FTDI chip & SC CPLD, ...) |
|
The voltages 3.3V (VCC) and VIO (variable SC CPLD I/O-voltage) can be configured by the DIP-switch S2-3 and S2-4 on TE0790:
DIP Switch-3 | DIP Switch-4 | 3.3V (VCC) Pin 5 | VIO Pin 6 | Description |
---|
OFF | OFF | 3.3V from base | VIO from base | 3.3V (pin 5) and VIO (pin 6) sourced from base | OFF | ON | 3.3V from USB | VIO from base | VIO sourced from base by Pin 6 | ON | OFF | 3.3V from base | 3.3V from base | VIO and 3.3V source by base (Pin 5 and Pin 6 are shorted and both must be sourced by 3.3V) | ON | ON | 3.3V from USB | 3.3V from USB | 3.3V (pin 5) and VIO (pin 6) sourced USB (Pin 5 and Pin 6 are shorted and both are 3.3V) |
|
PJTAG
PJTAG access to the TEBT0808 is available through B2B connector JB3.
JTAG Signal | B2B Connector | Notes |
---|
TMS | J3- 94 |
| TDI | J3- 90 |
| TDO | J3- 92 |
| TCK | J3- 88 |
| SRST | J2- 96 | Connected to SRST_B |
|
I2C Pin header
I2C signals can be accessed through pin header J5.
Signals | B2B Connector | Pin Header | Notes |
---|
PLL_SCL | J2- 90 | J5- 3 |
| PLL_SDA | J2- 92 | J5- 7 |
|
|
SMA Coaxial
Designator | Signals | B2B Connector | Notes |
---|
J6 | B230_TX3_P | J1-2 |
| J9 | B230_RX3_N | J1-5 |
| J10 | B230_RX3_P | J1-3 |
| J11 | B230_TX3_N | J1-4 |
| J12 | B505_TX0_N | J2-67 |
| J13 | B505_TX0_P | J2-69 |
| J14 | B505_RX0_N | J2-70 |
| J15 | B505_RX0_P | J2-72 |
|
|
Test Points
Test Point | Signals | B2B Connector | Notes |
---|
1 | DDR_1V2 | J2-135 |
| 2 | PG_PSGT | J2-82 |
| 3 | ERR_STATUS | J2-86 |
| 4 | PLL_FDEC | J2-94 |
| 5 | EN_LPD | J2-108 |
| 6 | EN_DDR | J2-112 |
| 7 | PG_PL | J2-104 |
| 8 | PG_PLL_1V8 | J2-80 |
| 9 | N_PSGT | J2-84 |
| 10 | ERR_OUT | J2-88 |
| 11 | EN_FPD | J2-102 |
| 12 | LP_GOOD | J2-106 |
| 13 | PG_FPD | J2-110 |
| 14 | PG_DDR | J2-114 |
| 15 | EN_PLL_PWR | J2-77 |
| 16 | PLL_FINC | J2-81 |
| 17 | PG_GT_R | J2-91 |
| 18 | EN_GT_R | J2-95 |
| 19 | EN_PL | J2-101 |
| 20 | EN_GT_L | J2-79 |
| 21 | PLL_SEL0 | J2-93 |
| 22 | PG_GT_L | J2-97 |
| 23 | INIT_B | J2-98 |
| 24 | IN1_P | J2-4 |
| 25 | PLL_SEL1 | J2-87 |
| 26 | PLL_LOLN | J2-85 |
| 27 | PLL_RST | J2-89 |
| 28 | DX_P | J2-119 |
| 29 | DX_N | J2-121 |
| 30 | IN1_N | J2-6 |
| 31 | B505_CLK0_P | J2-10 |
| 32 | B505_CLK0_N | J2-12 |
| 33 | B505_CLK1_P | J2-16 |
| 34 | B505_CLK1_N | J2-18 |
| 35 | B128_CLK1_P | J2-22 |
| 36 | B128_CLK1_N | J2-24 |
| 37 | CLK0_N | J2-1 |
| 38 | CLK0_P | J2-3 |
| 39 | CLK8_P | J2-7 |
| 40 | CLK8_N | J2-9 |
| 41 | CLK7_P | J2-13 |
| 42 | CLK7_N | J2-15 |
| 43 | IN2_P | J3-66 |
| 44 | IN2_N | J3-68 |
| 45 | B230_CLK1_N | J3-59 |
| 46 | B230_CLK1_P | J3-61 |
| 47 | B229_CLK0_N | J3-65 |
| 48 | B229_CLK0_P | J3-67 |
| 49 | PLL_3V3 | J3-152 |
| 50 | GND | J3-155 |
| 51 | PL_1V8 | J1-121 |
| 52 | PS_1V8 | J3-147 |
| 53 | SI_PLL_1V8 | J3-151 |
| 54 | PROG_B | J2-100 |
| 55...56 | GND | - |
|
|
On-board Peripherals
Notes : - add subsection for every component which is important for design, for example:
- Two 100 Mbit Ethernet Transciever PHY
- USB PHY
- Programmable Clock Generator
- Oscillators
- eMMCs
- RTC
- FTDI
- ...
- DIP-Switches
- Buttons
- LEDs
|
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection |
DIP Switch
There are thre DIP Switches, S1, S2, S3.
The Boot Mode can be set through DIP Switch S1, refer to BootMode table.
Signals | B2B | S1 switch | Notes |
---|
MODE0 | J2-109 | S1A |
| MODE1 | J2-107 | S1B |
| MODE2 | J2-105 | S1C |
| MODE3 | J2-103 | S1D |
|
|
Control signals must be set using DIP Switch S2, S3.
Signals | B2B | S2 switch | Notes |
---|
EN_PSGT | J2-84 | S2A |
| EN_GT_R | J2-95 | S2B |
| EN_GT_L | J2-97 | S2C |
| EN_PLL_PWR | J2-77 | S2D | connected to PG_PL |
|
Signals | B2B | S3 switch | Notes |
---|
EN_DDR | J2-112 | S3A |
| EN_LPD | J2-108 | S3B |
| EN_PL | J2-101 | S3C |
| EN_FPD | J2-102 | S3D |
|
|
LEDs
Designator | Color | Connected to | Active Level | Note |
---|
D2 | Red | DONE | Active High | Non User LED | D3 | Red | ERR_STATUS | Active High | Non User LED | D4 | Red | ERR_OUT | Active High | Non User LED |
|
Clock Sources
Designator | Description | Frequency | Note |
---|
U2 | MEMS Oscillator | 125.00 MHz |
|
|
Power and Power-On Sequence
In 'Power and Power-on Sequence' section there are three important digrams which must be drawn: - Power on-sequence
- Power distribution
- Voltage monitoring circuit
|
Power Supply
2,0mm MC LB2 | Note |
---|
J7 | 3.3V direct modules power supply | J8 | GND |
|
Power Consumption
Minimum current depends mainly on design and cooling solution. Use Xilinx Power Estimator and/or Your Vivado Project to estimate min current. Minimum of 3A are recommanded for basic functionality.
Power Input Pin | Typical Current |
---|
VIN | TBD* |
|
* TBD - To Be Determined
Power Distribution Dependencies
Input oower sourced directly the module, Only one Diode D1 is used for protection.
Power Rails
Power Rail Name | B2B J1 Pins | B2B J2 Pins | B2B J3 Pins | Directions | Note |
---|
PL_DCIN | 151, 153, 155, 157, 159 | - | - | Output | - | DCDCIN | - | 154, 156, 158, 160, 153, 155, 157, 159 | - | Output | - | LP_DCDC | - | 138, 140, 142, 144 | - | Output | - | PS_BATT | - | 125 | - | Output | - | GT_DCDC | - | - | 157, 158, 159, 160 | Output | - | PLL_3V3 | - | - | 152 | Output | - | SI_PLL_1V8 | - | - | 151 | Input | - | PS_1V8 | - | 99 | 147, 148 | Input | - | PL_1V8 | 91, 121 | - | - | Input | - | DDR_1V2 | - | 135 | - | Input | - |
|
Board to Board Connectors
- This section is optional and only for modules.
use "include page" macro and link to the general B2B connector page of the module series, For example: 6 x 6 SoM LSHM B2B Connectors
|
Technical Specifications
Absolute Maximum Ratings
Symbols | Min | Max | Unit | Note |
---|
VIN | -0.3 | 4 | V | VIN is connected directly to module | Storage Temperatur | -40 | +85 | °C | See DIP Switch, CHS-04TA datasheet |
|
Recommended Operating Conditions
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Symbols | Min | Max | Unit | Note |
---|
VIN | 3,14 | 3.47 | V | Check also TRM of the connected module | Operating Temperatur | -40 | +85 | °C |
|
|
Physical Dimensions
PCB thickness: 1.6 mm.
Currently Offered Variants
Revision History
Hardware Revision History
Date | Revision | Changes | Documentation Link |
---|
2016-05-30 | 01 | Initial Release | REV01 |
|
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Document Change History
- Note this list must be only updated, if the document is online on public doc!
- It's semi automatically, so do following
Add new row below first Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template - Metadata is only used of compatibility of older exports
|
Date | Revision | Contributor | Description |
---|
| | | | -- | all | | |
|
Disclaimer