<!-- Template Revision 1.4.1 Basic Notes - export PDF to download, if vivado revision is changed! - Template is for different design and SDSoC and examples, remove unused or wrong description! --> |
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/Trenz+Electronic+Documentation |
Table of contents |
<!-- General Design description --> |
<!-- Add Basic Key Features of the design (should be tested) --> |
|
<!-- - Add changes from design - Export PDF to download, if vivado revision is changed! --> |
Date | Vivado | Project Built | Authors | Description |
---|---|---|---|---|
2019-13-12 | 2018.2 | TE0724-test_board_noprebuilt-vivado_2018.2-build_04_20191212064015.zip TE0724-test_board-vivado_2018.2-build_04_20191212064001.zip | ohn Hartfiel |
|
2019-06-13 | 2018.2 | TE0724-test_board-vivado_2018.2-build_04_20190613114927.zip | Oleksandr Kiyenko, John Hartfiel |
|
2019-02-04 | 2018.2 | TE0724-test_board-vivado_2018.2-build_04_20190204111543.zip TE0724-test_board_noprebuilt-vivado_2018.2-build_04_20190204111557.zip | John Hartfiel |
|
2018-08-29 | 2018.2 | TE0724-test_board_noprebuilt-vivado_2018.2-build_03_20180830170634.zip TE0724-test_board-vivado_2018.2-build_03_20180830170621.zip | John Hartfiel |
|
<!-- - add known Design issues and general Notes for the current revision --> |
Issues | Description | Workaround | To be fixed version |
---|---|---|---|
EEPROM U10 is not writeable | WP is fix on on PCB Revisions, which shipped before 2019-06-13 | PCB can be patched, send request to Trenz Electronic support | --- |
<!-- Add needed external Software --> |
Software | Version | Note |
---|---|---|
Vivado | 2018.2 | needed |
SDK | 2018.2 | needed |
PetaLinux | 2018.2 | needed |
<!-- Hardware Support --> |
Basic description of TE Board Part Files is available on TE Board Part Files.
Complete List is available on <design name>/board_files/*_board_files.csv
Design supports following modules:
Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | Others | Notes |
---|---|---|---|---|---|---|
TE0724-02-10-1I | 10_1i | REV02 | 1GB | 32MB | ||
TE0724-02-20-1 | 20_1i | REV02 | 1GB | 32MB |
Design supports following carriers:
Carrier Model | Notes |
---|---|
TEB0724 |
Additional HW Requirements:
Additional Hardware | Notes |
---|---|
<!-- Remove unused content --> |
For general structure and of the reference design, see Project Delivery - Xilinx devices
Type | Location | Notes |
---|---|---|
Vivado | <design name>/block_design <design name>/constraints <design name>/ip_lib | Vivado Project will be generated by TE Scripts |
SDK/HSI | <design name>/sw_lib | Additional Software Template for SDK/HSI and apps_list.csv with settings for HSI |
PetaLinux | <design name>/os/petalinux | PetaLinux template with current configuration |
SDSoC | <design name>/../SDSoC_PFM | SDSoC Platform will be generated by TE Scripts or as separate download |
Type | Location | Notes |
---|---|---|
<!-- <table width="100%"> <tr> <th>File </th> <th>File-Extension</th> <th>Description </th> </tr> <tr> <td>BIF-File </td> <td>*.bif </td> <td>File with description to generate Bin-File </td> </tr> <tr> <td>BIN-File </td> <td>*.bin </td> <td>Flash Configuration File with Boot-Image (Zynq-FPGAs) </td> </tr> <tr> <td>BIT-File </td> <td>*.bit </td> <td>FPGA Configuration File </td> </tr> <tr> <td>DebugProbes-File </td> <td>*.ltx </td> <td>Definition File for Vivado/Vivado Labtools Debugging Interface </td> </tr> <tr> <td>Debian SD-Image </td> <td>*.img </td> <td>Debian Image for SD-Card </td> </tr> <tr> <td>Diverse Reports </td> <td> --- </td> <td>Report files in different formats </td> </tr> <tr> <td>Hardware-Platform-Specification-Files</td> <td>*.hdf </td> <td>Exported Vivado Hardware Specification for SDK/HSI </td> </tr> <tr> <td>LabTools Project-File </td> <td>*.lpr </td> <td>Vivado Labtools Project File </td> </tr> <tr> <td>MCS-File </td> <td>*.mcs </td> <td>Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only) </td> </tr> <tr> <td>MMI-File </td> <td>*.mmi </td> <td>File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only) </td> </tr> <tr> <td>OS-Image </td> <td>*.ub </td> <td>Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) </td> </tr> <tr> <td>Software-Application-File </td> <td>*.elf </td> <td>Software Application for Zynq or MicroBlaze Processor Systems </td> </tr> <tr> <td>SREC-File </td> <td>*.srec </td> <td>Converted Software Application for MicroBlaze Processor Systems </td> </tr> </table> --> |
File | File-Extension | Description |
---|---|---|
BIF-File | *.bif | File with description to generate Bin-File |
BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) |
BIT-File | *.bit | FPGA (PL Part) Configuration File |
DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface |
Debian SD-Image | *.img | Debian Image for SD-Card |
Diverse Reports | --- | Report files in different formats |
Hardware-Platform-Specification-Files | *.hdf | Exported Vivado Hardware Specification for SDK/HSI and PetaLinux |
LabTools Project-File | *.lpr | Vivado Labtools Project File |
OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) |
Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems |
Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.
<!-- Add correct path:https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/TE0803/Reference_Design/2017.1/Starterkit --> |
Reference Design is available on:
<!-- Basic Design Steps Add/ Remove project specific --> |
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch. |
Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.
See also:
The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.
TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality
<!-- Description of Block Design, Constrains... BD Pictures from Export... --> |
Check Module and Carrier TRMs for proper HW configuration before you try any design. |
Xilinx documentation for programming and debugging: Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging
Optional for Boot.bin on QSPI Flash and image.ub on SD.
Not used on this Example.
<!-- Description of Block Design, Constrains... BD Pictures from Export... --> |
Type | Note |
---|---|
DDR | |
QSPI | MIO |
ETH0 | MIO |
SD0 | MIO |
UART1 | MIO |
I2C1 | MIO |
CAN0 | EMIO |
GPIO | MIO |
TTC0..1 | EMIO |
WDT | EMIO |
# # Common BITGEN related settings for TE0720 SoM # set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design] set_property CONFIG_VOLTAGE 3.3 [current_design] set_property CFGBVS VCCO [current_design] |
# can set_property PACKAGE_PIN T11 [get_ports CAN_0_tx] set_property IOSTANDARD LVCMOS33 [get_ports CAN_0_tx] set_property PACKAGE_PIN T10 [get_ports CAN_0_rx] set_property IOSTANDARD LVCMOS33 [get_ports CAN_0_rx] set_property PACKAGE_PIN U13 [get_ports {CAN_STBY[0]}] set_property IOSTANDARD LVCMOS33 [get_ports {CAN_STBY[0]}] # led set_property PACKAGE_PIN U12 [get_ports {LED_RG[0]}] set_property PACKAGE_PIN W13 [get_ports {LED_RG[1]}] set_property IOSTANDARD LVCMOS33 [get_ports {LED_RG[*]}] # CLK set_property PACKAGE_PIN U14 [get_ports {PHY_CLK125M[0]}] set_property IOSTANDARD LVCMOS33 [get_ports {PHY_CLK125M[0]}] # PWR GPIO set_property PACKAGE_PIN T12 [get_ports {PWR_GPIO01[0]}] set_property PACKAGE_PIN U15 [get_ports {PWR_GPIO01[1]}] set_property IOSTANDARD LVCMOS33 [get_ports {PWR_GPIO01[*]}] # TEB0724 Button set_property PACKAGE_PIN Y19 [get_ports {TEB0724_BUTTON_S24[0]}] set_property PACKAGE_PIN Y18 [get_ports {TEB0724_BUTTON_S24[1]}] set_property IOSTANDARD LVCMOS33 [get_ports {TEB0724_BUTTON_S24[*]}] # TEB0724 LED set_property PACKAGE_PIN P18 [get_ports {TEB0724_ULED[0]}] set_property PACKAGE_PIN N17 [get_ports {TEB0724_ULED[1]}] set_property PACKAGE_PIN R17 [get_ports {TEB0724_ULED[2]}] set_property PACKAGE_PIN R16 [get_ports {TEB0724_ULED[3]}] set_property PACKAGE_PIN Y14 [get_ports {TEB0724_ULED[4]}] set_property PACKAGE_PIN W14 [get_ports {TEB0724_ULED[5]}] set_property IOSTANDARD LVCMOS33 [get_ports {TEB0724_ULED[*]}] |
<!-- optional chapter separate sections for different apps --> |
For SDK project creation, follow instructions from:
Source location: \sw_lib\sw_apps
TE modified 2018.2 FSBL
Functions:
Changes:
TE modified 2018.2 FSBL
Changes:
Hello World App in Endless loop.
U-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate Boot.bin.
<!-- optional chapter Add "No changes." or "Activate: and add List" --> |
For PetaLinux installation and project creation, follow instructions from:
No changes.
No changes.
/include/ "system-conf.dtsi" / { }; /* default */ /* QSPI PHY */ &qspi { #address-cells = <1>; #size-cells = <0>; status = "okay"; flash0: flash@0 { compatible = "jedec,spi-nor"; reg = <0x0>; #address-cells = <1>; #size-cells = <1>; }; }; /* ETH PHY */ &gem0 { phy-handle = <&phy0>; mdio { #address-cells = <1>; #size-cells = <0>; phy0: phy@0 { compatible = "marvell,88e1510"; device_type = "ethernet-phy"; reg = <1>; }; }; }; /* I2C */ // EEPROM: 0x50. 0x53 //pmic &i2c1 { pmic0: da9062@58 { compatible = "dlg,da9062"; reg = <0x58>; interrupt-parent = <&gpio0>; interrupts = <0 8>; interrupt-controller; rtc { compatible = "dlg,da9062-rtc"; }; }; }; |
Activate:
Deactivate:
Activate:
eeprog
Script App to load init.sh from SD Card if available.
See: \os\petalinux\project-spec\meta-user\recipes-apps\startup\files
<!-- Add Description for other Software, for example SI CLK Builder ... --> |
No additional software is needed.
To get content of older revision got to "Change History" of this page and select older document revision number.
<!-- Generate new entry: 1:add new row below first 2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview 3.Update Metadate =Page Information Macro Preview+1 --> |
Date | Document Revision | Authors | Description |
---|---|---|---|
| |||
2019-06-13 | v.7 | John Hartfiel |
|
2019-02-04 | v.6 | John Hartfiel |
|
2018-08-30 | v.5 | John Hartfiel |
|
2018-08-29 | v.1 |
| |
All |