TEI0006 firmware for Intel MAX 10 FPGA U18: 10M08SAU169C8G
See Document Change History
Name / opt. VHD Name | Direction | Pin | Bank Power | Description |
---|---|---|---|---|
BASE_BTN1 | in | C9 | 3.3V | User button "USER_BTN1" from carrier board TEIB0006 (B2B connector → J2-152) |
BASE_BTN2 | in | B3 | 3.3V | User button "USER_BTN2" from carrier board TEIB0006 (B2B connector → J2-154) |
BASE_LED1 | out | A6 | 3.3V | Led "LED1" from carrier board TEIB0006 (B2B connector → J2-146) |
BASE_LED2 | out | A3 | 3.3V | Led "LED2" from carrier board TEIB0006 (B2B connector → J2-148) |
DATA0 | in | N5 | 1.8VIO | Data input signal from Intel Cyclone 10 GX |
DEVCLRN | out | J5 | 1.8VIO | Device-wide reset, Intel Cyclone 10 GX |
DIS_GROUP1 | out | K12 | 3.3V | Fast Discharging |
DIS_GROUP2 | out | K10 | 3.3V | Fast Discharging |
DIS_GROUP3 | out | J9 | 3.3V | Fast Discharging |
DIS_GROUP4 | out | J12 | 3.3V | Fast Discharging |
EN_0V9 | out | E9 | 3.3V | Power enable signal 0.9V |
EN_0V95 | out | J10 | 3.3V | Power enable signal 0.95V |
EN_1V8 | out | D9 | 3.3V | Power enable signal 1.8V |
EN_1V8MB | out | H9 | 3.3V | Power enable signal 1.8V for carrier board TEIB0006 (B2B connector → J2-86) |
EN_1V8VIO | out | L12 | 3.3V | Power enable signal 1.8VIO |
EN_1V35 | out | D12 | 3.3V | Power enable signal 1.35V |
EN_3V3MB | out | A11 | 3.3V | Power enable signal 3.3V for carrier board TEIB0006 (B2B connector → J2-74) |
EN_VTT | out | C11 | 3.3V | Power enable signal VTT |
F_TCK_OUT | out | N2 | 1.8VIO | JTAG, Intel Cyclone 10 GX |
F_TDI_OUT | out | M2 | 1.8VIO | JTAG, Intel Cyclone 10 GX |
F_TDO_IN | in | M3 | 1.8VIO | JTAG, Intel Cyclone 10 GX |
F_TMS_OUT | out | K1 | 1.8VIO | JTAG, Intel Cyclone 10 GX |
I2C_SCL | bidir | K2 | 1.8VIO | Clock signal for I2C interface |
I2C_SDA | bidir | L2 | 1.8VIO | Data signal for I2C interface |
LED_FP_1 | out | B13 | 3.3V | red led D1, status led for Intel Cyclone 10 GX |
LED_FP_2 | out | B11 | 3.3V | green led D2, status led for power sequencer core |
LED_FP_3 | out | A12 | 3.3V | user defined, green led D3 |
LED_FP_4 | out | B12 | 3.3V | user defined, green led D4 |
MSEL0 | out | M7 | 1.8VIO | configuration mode selection, Intel Cyclone 10 GX |
MSEL1 | out | M9 | 1.8VIO | configuration mode selection, Intel Cyclone 10 GX |
NCONFIG | out | M8 | 1.8VIO | FPGA configuration pin, Intel Cyclone 10 GX |
NSTATUS | in | M5 | 1.8VIO | FPGA configuration pin, Intel Cyclone 10 GX |
PG_0V9 | in | E10 | 3.3V | Power Good signal 0.9V, U4 |
PG_0V95 | in | H10 | 3.3V | Power Good signal 0.95V, U7 |
PG_1V8 | in | F8 | 3.3V | Power Good signal 1.8V, U5 |
PG_1V8VIO | in | K11 | 3.3V | Power Good signal 1.8VIO, U6 |
PG_1V35 | in | E12 | 3.3V | Power Good signal 1.35V, U8 |
PG_VTT | in | D11 | 3.3V | Power Good signal VTT_DDR, U9 |
PHY1_33LED1 | out | F10 | 3.3V | green led from RJ45-connector on carrier board TEIB0006 (B2B connector → J2-67) |
PHY1_33LED2 | out | F9 | 3.3V | yellow led from RJ45-connector on carrier board TEIB0006 (B2B connector → J2-69) |
PHY1_LED1 | in | J1 | 1.8VIO | led output pin from ethernet phy U2 for PHY1_33LED1 |
PHY1_LED2 | in | H5 | 1.8VIO | led output pin from ethernet phy U2 for PHY1_33LED2 |
PLL_RST | out | L3 | 1.8VIO | Device reset for porgrammable oscillator SI5345A, U14 |
TCK_IN | in | G2 | 3.3V | JTAG, B2B connector → J2-157 |
TDI_IN | in | F5 | 3.3V | JTAG, B2B connector → J2-159 |
TDO_OUT | out | F6 | 3.3V | JTAG, B2B connector → J2-158 |
TMS_IN | in | G1 | 3.3V | JTAG, B2B connector → J2-160 |
UART_RXD_IN | in | N6 | 1.8VIO | UART, Intel Cyclone 10 GX |
UART_RXD_OUT | out | A10 | 3.3V | UART, B2B connector → J2-151 |
UART_TXD_IN | in | B10 | 3.3V | UART, B2B connector → J2-153 |
UART_TXD_OUT | out | K5 | 1.8VIO | UART, Intel Cyclone 10 GX |
VADJ_EN | out | C12 | 3.3V | Output enable signal for voltage regulator U11 |
VADJ_VS0 | out | F12 | 3.3V | Voltage selection signal for voltage regulator U11 |
VADJ_VS1 | out | E13 | 3.3V | Voltage selection signal for voltage regulator U11 |
VADJ_VS2 | out | F13 | 3.3V | Voltage selection signal for voltage regulator U11 |
M10_CLK | in | G9 | 3.3V | Clock input signal, 25 MHz |
Note: Other pins of system controller Intel MAX 10 (U18) are currently not used.
JTAG access to TEI0006 SoM only through B2B connector J2 available. The JTAG signals are routed directly from B2B connector through Intel MAX 10 to Intel Cyclone 10 GX.
Access between Intel MAX 10 and Intel Cyclone 10 GX can be selected via JTAGEN. JTAGEN pin is already pulled up to 3.3V for access to Intel MAX 10. For access to Intel Cyclone 10 GX JTAGEN pin has to pulled down to GND on B2B connector J2-105.
With carrier board TEIB0006:
DIP Switch S1-1 position = OFF → access to Intel MAX 10
ON → access to Intel Cyclone 10 GX
UART signals are routed directly from B2B connector through Intel MAX 10 to Intel Cyclone 10 GX.
BASE_LED1 (B2B connector → J2-146) and the NCONFIG Pin from Intel Cyclone 10 GX are connected to user button BASE_BTN1 (B2B connector → J2-152).
BASE_LED2 (B2B connector → J2-148) is connected to user button BASE_BTN2 (B2B connector → J2-154).
BASE_BTN2 is also connected to vin_fault input of power sequencer. Vin_fault indicates an external fault, the design sequences all power regulators down, when asserted.
LED_FP_1 is connected to NSTATUS pin from Intel Cyclone 10 GX.
LED_FP_2 is connected to the fault status signal of the power sequencer core.
ON → no fault detected
OFF → fault detected
LED_FP_3 and LED_FP_4 are connected to DATA0 pin from Intel Cyclone 10 GX.
PHY1_LED1 is directly connected to PHY1_33LED1.
PHY1_LED2 is directly connected to PHY1_33LED2.
All power regulators are controlled by the power sequencer core. It enables and discharges the power regulators and monitors the power good signals.
Output voltage VADJ of power regulator U11 is set to 1.8V via VADJ_VS0 pin, VADJ_VS1 pin and VADJ_VS2 pin (Pins are set to logical one).
DEVCLRN (Device-wide reset) pin for Intel Cyclone 10 GX and clock reset PLL_RST for the programmable Oscillator SI5345A are set to logical one.
MSEL0 and MSEL1 are set to logical one. The selected configuration mode is "AS / Standard".
The volatile memory of the programmable Oscillator SI5345A is configured via I2C interface with following clock frequencies.
PLL out | Frequency | I/O Standard |
---|---|---|
OUT0 | 100 MHz | LVDS |
OUT1 | 100 MHz | LVDS |
OUT2 | 100 MHz | LVCMOS |
OUT3 | unused | -- |
OUT4 | unused | -- |
OUT5 | 200 MHz | LVDS |
OUT6 | 100 MHz | LVDS |
OUT7 | 125 MHz | LVDS |
OUT8 | 100 MHz | LVDS |
OUT9 | 125 MHz | LVDS |
To get content of older revision got to "Change History" of this page and select older document revision number.
Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description |
---|---|---|---|---|---|
REV3 | REV2 |
| |||
2019-08-27 | v.1 | REV1 | REV1 | Thomas Dück |
|
All |
Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy
The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.
In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.
No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.
The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.
To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.
REACH
Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).
RoHS
Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.
WEEE
Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).
Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.
Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.