Table of Contents
The Trenz Electronic TE0808 is an industrial-grade MPSoC UltraSoM integrating a Xilinx Zynq UltraScale+, 4 x 4 Gbit (256 MByte) DDR4 SDRAM with 16-bit databus width, 2 x 256 MBit (32 MByte) Flash memory for configuration and operation, 20 Gigabit transceivers, and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/O's is provided via rugged high-speed stacking connections.
Current TE0808 boards are equipped with ES1 silicon. Erratas and functional restrictions may exist, please check Xilinx documentation and contact your local Xilinx FAE for restrictions.
Figure 1: TE0808-03 Block Diagram
Figure 2: TE0808-03 MPSoC module
Storage device name | Content | Notes |
---|---|---|
SPI Flash main array | Not programmed | - |
eFUSE Security | Not programmed | - |
Table 1: Initial Delivery State of the flash memories
The TE0808 MPSoC UltraSoM has four Board to Board (B2B) connectors with 160 contacts per connector.
Each connector has a specific arrangement of the signal-pins, which are grouped together in categories related to their functionalities and to their belonging to particular units of the Zynq Ultrascale+ MPSoC like I/O banks, interfaces and Gigabit transceivers
or to the on-board ICs of the UltraSoM.
B2B connector J1 | ||||||
---|---|---|---|---|---|---|
Signal type | Bank / IC | Schematic names / Connector pins | Connector pin count / I/O's | VCCIO | Direction | Notes |
GTH lane | Bank 230 (GTH) 4 GTH lanes | B230_RX3_P, B230_RX3_N, pins J1-3, J1-5 B230_RX2_P, B230_RX2_N, pins J1-9, J1-11 B230_RX1_P, B230_RX1_N, pins J1-15, J1-17 B230_RX0_P, B230_RX0_N, pins J1-21, J1-23 | 16 pins | - | Input/Output | GTH-lanes, each composed of two LVDS-pairs |
GTH lane | Bank 229 (GTH) 4 GTH lanes | B229_RX3_P, B229_RX3_N, pins J1-27, J1-29 B229_RX2_P, B229_RX2_N, pins J1-33, J1-35 B229_RX1_P, B229_RX1_N, pins J1-39, J1-41 B229_RX0_P, B229_RX0_N, pins J1-45, J1-47 | 16 pins | - | Input/Output | GTH-lanes, each composed of two LVDS-pairs |
GTH lane | Bank 228 (GTH) 4 GTH lanes | B228_RX3_P, B228_RX3_N, pins J1-27, J1-29 B228_RX2_P, B228_RX2_N, pins J1-33, J1-35 B228_RX1_P, B228_RX1_N, pins J1-39, J1-41 B228_RX0_P, B228_RX0_N, pins J1-45, J1-47 | 16 pins | - | Input/Output | GTH-lanes, each composed of two LVDS-pairs |
LVDS pair | Bank 66 (HP) | B66_L1_P ... B66_L24_P B66_L1_N ... B66_L24_N | 48 I/O's | VCCO66 | Input/Output | VCCO max. 1.8V usable as single-ended I/O's |
Single ended I/O | Bank 66 (HP) | B_66_T0 ... B_66_T3 pins J1-147, J1-145, J1-143, J1-141 | 4 I/O's | VCCO66 pins J1-90, J1-120 | Input/Output | VCCO max. 1.8V |
Reference Input Voltage | Bank 66 (HP) | VREF_66, pin J1-108 | 1 pin | - | Input | - |
Power Rail | U4 (DCDC) | PL_DCIN, pins J1-151, J1-153, J1-157, J1-159 | 4 pins | - | Input | - |
Internal voltage level | U19 (DCDC) | PL_1V8, pins J1-91, J1-121 | 2 pins | - | Output | 1.8V nominal output |
B2B connector J2 | ||||||
Signal type | Bank / IC | Schematic names / Connector pins | Connector pin count / I/O's | VCCIO | Direction | Notes |
Reference Clock signal | U5 (programmable PLL) | CLK0_P, CLK0_N, pins J2-3, J2-1 | 6 pins | - | Output | output from Si5351A-B-GM LVDS-pairs |
Reference Clock signal | U5 (programmable PLL) | IN1_P, IN1_N, pins J2-3, J2-1 | 2 pins | - | Input | input to Si5351A-B-GM LVDS-pair |
Reference Clock signal | Bank 505 (GTR) | B505_CLK0_P, B505_CLK0_N, pins J2-10, J2-12 B505_CLK1_P, B505_CLK1_N, pins J2-16, J2-18 | 4 pins | - | Input | reference clock input to MPSoC's bank LVDS-pairs |
Reference Clock signal | Bank 128 (GTH) | B128_CLK1_P, B128_CLK1_N, pins J2-22, J2-24 | 2 pins | - | Input | reference clock input to MPSoC's bank LVDS-pair |
GTH lane | Bank 128 (GTH) 4 GTH lanes | B128_RX3_N, B128_RX3_P, pins J2-28, J2-30 B128_RX2_N, B128_RX2_P, pins J2-34, J2-36 B128_RX1_N, B128_RX1_P, pins J2-40, J2-42 B128_RX0_N, B128_RX0_P, pins J2-46, J2-48 | 16 pins | - | Input/Output | GTH-lanes, each composed of two LVDS-pairs |
GTR lane | Bank 505 (GTR) 4 GTR lanes | B505_RX3_N, B505_RX3_P, pins J2-52, J2-54 B505_RX2_N, B505_RX2_P, pins J2-58, J2-60 B505_RX1_N, B505_RX1_P, pins J2-64, J2-66 B505_RX0_N, B505_RX0_P, pins J2-70, J2-72 | 16 pins | - | Input/Output | GTR-lanes, each composed of two LVDS-pairs |
Control line | Bank 503 (PSCONFIG) | DONE, pin J2-116 (indicated by red LED D1) | 11 I/O's | PS_1.8V | Input/Output | - |
JTAG Interface | Bank 503 (PSCONFIG) | TCK, pin J2-120 | 4 I/O's | PS_1.8V | Input/Output | - |
Analog input differential pair | MPSoC ADC | V_P, V_N, pins J2-113, J2-115 DX_P, DX_N, pins J2-119, J2-121
| 4 pins | - | Input/Output | LVDS-pairs |
Control line | U5 (programmable PLL) | PLL_FINC, pin J2-81 | 8 I/O's | 1.8V | Input/Output | Control interface to Si5351A-B-GM |
Control line | U44 (DCDC) U10 (DCDC) | EN_PSGT, pin J2-84 | 2 I/O's | EN_PSGT: max. 'DCDCIN', PG_PSGT: extern pull-up needed, max. 6V | Input/Output | "Enable"- and corresponding "Power Good"-Signal |
Control line | U39 (DCDC) U30 (DCDC) | EN_FPD, pin J2-102 PG_FPD, pin J2-110 | 2 I/O's | EN_FPD: max. 'DCDCIN', PG_FPD: pulled-up to 'DCDCIN' | Input/Output | "Enable"- and corresponding |
Control line | U29 (DCDC) | EN_LPD, pin J2-108 | 2 I/O's | EN_LPD: max. 7V, LP_GOOD: pulled-up to 'LP_DCDC' | Input/Output | "Enable"- and corresponding |
Control line | U40 (DCDC) | EN_DDR, pin J2-112 | 2 I/O's | EN_DDR: max. 'DCDCIN', PG_DDR: pulled-up to 'DCDCIN' | Input/Output | "Enable"- and corresponding |
Control line | U38 (DCDC) U38 (DCDC) | EN_PLL_PWR, pin J2-77 | 2 I/O's | EN_PLL_PWR: max. 7V, PG_PLL_1V8: extern pull-up needed, max. 6V | Input/Output | "Enable"- and corresponding |
Control line | U43 (DCDC) U13 (DCDC) | EN_GT_L, pin J2-79 | 2 I/O's | EN_GT_L: max. 'GT_DCDC', PG_GT_L: extern pull-up needed, max. 6V | Input/Output | "Enable"- and corresponding |
Control line | U42 (DCDC) U28 (DCDC) | EN_GT_R, pin J2-95 | 2 I/O's | EN_GT_R: max. 'GT_DCDC', PG_GT_R: extern pull-up needed, max. 6V | Input/Output | "Enable"- and corresponding |
Control line | U4 (DCDC) U19 (DCDC) | EN_PL, pin J2-101 | 2 I/O's | EN_PL connected to 'PL_DCIN' | Input/Output | "Enable"- and corresponding |
Control line | U41 (voltage monitor IC) | MR, pin J2-83 | 1 I/O | max. 'LP_DCDC' | Input | Manual-reset (low-active signal). Leave unconnected or connect |
Power Rail | U24/U31/U30/U23 (DCDC) | DCDCIN pins J2-154, J2-156, J2-158, J2-160, J2-153, J2-155, J2-157, J2-159 | 8 pins | - | Input | - |
Power Rail | U20/U41 (DCDC) | LP_DCDC, pins J2-138, J2-140, J2-142, J2-144 | 4 pins | - | Input | - |
Power Rail | Bank 503 (PSCONFIG) | PS_BATT, pin J2-125 | 1 pin | - | Input | - |
Internal voltage level | U15 (DCDC) | PS_1V8, pin J2-99 | 1 pin | - | Output | 1.8V nominal output |
Internal voltage level | U31 (DCDC) | DDR_1V2, pin J2-135 | 1 pin | - | Output | 1.2V nominal output |
B2B Connector J3 | ||||||
Signal type | Bank / IC | Schematic names / Connector pins | Connector pin count / I/O's | VCCIO | Direction | Notes |
LVDS pair | Bank 48 (HD) | B48_L1_P ... B48_L12_P | 24 I/O's | VCCO48 | Input/Output | VCCO max. 3.3V |
LVDS pair | Bank 47 (HD) | B47_L1_P ... B47_L12_P | 24 I/O's | VCCO47 | Input/Output | VCCO max. 3.3V |
Reference Clock signal | U5 (programmable PLL) | IN2_P, IN2_N, pins J3-66, J3-68 | 2 pins | - | Input | input to Si5351A-B-GM LVDS-pair |
Reference Clock signal | Bank 228 (GTH) | B228_CLK0_P, B228_CLK0_N, pins J3-10, J3-12 | 2 pins | - | Input | reference clock input to MPSoC's bank LVDS-pairs |
Reference Clock signal | Bank 229 (GTH) | B229_CLK0_P, B229_CLK0_N, pins J3-22, J3-24 | 2 pins | - | Input | reference clock input to MPSoC's bank LVDS-pairs |
Reference Clock signal | Bank 230 (GTH) | B230_CLK1_P, B230_CLK1_N, pins J3-10, J3-12 | 2 pins | - | Input | reference clock input to MPSoC's bank LVDS-pairs |
MIO | Bank 500 (PSMIO) | MIO13 ... MIO25 | 13 I/O's | PS_1V8 | Input/Output | - |
MIO | Bank 501 (PSMIO) | MIO26 ... MIO51 | 26 I/O's | PS_1V8 | Input/Output | - |
MIO | Bank 502 (PSMIO) | MIO52 ... MIO77 | 26 I/O's | PS_1V8 | Input/Output | - |
Power Rail | U38/U35/U36/U21/U22 (DCDC) | GT_DCDC, pins J3-157, J3-158, J3-159, J3-160 | 4 pin | - | Input | - |
Power Rail | U5 (programmable PLL) | PLL_3V3, pin J3-152 | 1 pin | - | Input | 3.3V nominal input |
Internal voltage level | U38 (DCDC) | SI_PLL_1V8, pin J3-151 | 1 pin | - | Output | 1.8V nominal output |
Internal voltage level | U15 (DCDC) | PS_1V8, pins J3-147, J3-148 | 2 pins | - | Output | 1.8V nominal output |
B2B Connector J4 | ||||||
Signal type | Bank / IC | Schematic names / Connector pins | Connector pin count / I/O's | VCCIO | Direction | Notes |
LVDS pair | Bank 64 (HP) | B64_L1_P ... B64_L24_P | 48 I/O's | VCCO64 | Input/Output | VCCO max. 1.8V |
LVDS pair | Bank 65 (HP) | B65_L1_P ... B65_L24_P | 48 I/O's | VCCO65 | Input/Output | VCCO max. 1.8V |
Single ended I/O | Bank 64 (HP) | B_64_T0 ... B_64_T3 | 4 I/O's | VCCO64 | Input/Output | VCCO max. 1.8V |
Single ended I/O | Bank 65 (HP) | B_65_T0 ... B_65_T3 | 4 I/O's | VCCO65 | Input/Output | VCCO max. 1.8V |
Reference Input Voltage | Bank 64 (HP) | VREF_64, pin J4-88 | 1 pin | - | Input | - |
Reference Input Voltage | Bank 65 (HP) | VREF_65, pin J4-15 | 1 pin | - | Input | - |
Table 2: B2B Connector pin assignment of the TE0808-03 UltraSoM
For detailed information about the B2B pin-out, please refer to the Pin-out table.
The TE0808-03 UltraSoM is equipped with two Micron Serial NOR Flash Memory with 256 Mbit (32 Mbyte) storage capacity each. The flash memory ICs with the schematic designators U7 and U17 are connected to bank 500 (PSMIO) of the Zynq MPSoC module via QSPI interface.
Following table shows the mapping of the MIO-pins to the flash memory ICs.
Flash Memory IC U7 | Flash Memory IC U7 | |||||
---|---|---|---|---|---|---|
MIO | Function | Notes | MIO | Function | Notes | |
0 | CLK | Clock | 7 | CS | Chip-select, low-active, pulled-up to PS_1V8 | |
1 | DQ1 | Serial Data (Output and I/O) | 8 | DQ0 | Serial Data (Input and I/O) | |
2 | DQ2 | Serial Data (Input and I/O) | 9 | DQ1 | Serial Data (Output and I/O) | |
3 | DQ3 | Serial Data (Input and I/O) | 10 | DQ2 | Serial Data (Input and I/O) | |
4 | DQ0 | Serial Data (Input and I/O) | 11 | DQ3 | Serial Data (Input and I/O) | |
5 | CS | Chip-select, | 12 | CLK | Clock |
Table 3: Flash memory QSPI-interface
The TE0808-03 UltraSoM is equipped with with four Nanya NT5AD256M16B2-GN DDR4-2400 SDRAM modules with 4 Gbit (256 MByte) memory density. The SDRAM modules are connected to the PS DDR controller (bank 504) with 16 bit databus width respectively.
TE0808 has one red LED (D1) which reflects MPSoC's 'DONE' signal. This LED goes ON when power has been applied to the module and stays ON until MPSoC's programmable logic is configured properly.
Following table illustrates on-board Si5345A programmable clock multiplier chip inputs and outputs:
Input/Output | Connected to | Frequency | Notes |
---|---|---|---|
IN0 | On-board Oscillator | 25.000000 MHz | - |
IN1 | B2B Connector | User | AC decoupling required on base |
IN2 | B2B Connector | User | AC decoupling required on base |
IN3 | OUT9 | User | Loop-back from OUT9 |
OUT0 | B2B Connector | User | Default off |
OUT1 | B230 CLK0 | User | Default off |
OUT2 | B229 CLK1 | User | Default off |
OUT3 | B228 CLK1 | User | Default off |
OUT4 | B505 CLK2 | User | Default off |
OUT5 | B505 CLK3 | User | Default off |
OUT6 | B128 CLK0 | User | Default off |
OUT7 | B2B Connector | User | Default off |
OUT8 | B2B Connector | User | Default off. |
OUT9 | IN3 | User | Default off |
XA/XB | Quartz | 50.000 MHz | - |
Clock | Frequency | FPGA Pin | Connected To |
---|---|---|---|
PS_CLK | 33.333333 MHz | P20 | MEMS Oscillator |
PS_PAD (RTC) | 32.768 kHz | R22/R23 | Quartz crystal |
The TE0808-03 module with the Xilinx Zynq Ultrascale+ MPSoC delivers a heterogeneous multi-processing system with integrated programmable logic and independently operable elements and is designed to meet embedded system power management requirement by advanced power management features. This features allow to offset the power and heat constraints against overall performance and operational efficiency.
This features allowing highly flexible power management is achieved by establishing Power Domains for power isolation. The Zynq Ultrascale+ MPSoC is composed of multiple power domains, whereby each power domain requires their particular extern DCDC converters.
The Processing System contains three Power Domains:
The fourth Power Domain is for the Programmable Logic (PL). If individual Power Domain control is not required, power rails can be shared between domains.
The following diagram shows the sequence of enabling the on-board DCDC converters dedicated to the particular Power Domains and powering up the needed voltages.
On the TE0808-03 SoM, following Power Domains can be powered up individually with power rails available on the B2B connectors:
Each Power Domain has its own "Enabling"- and "Power Good"-signal. The power rail 'GT_DCDC' generates the supply voltages for the high speed Gigabit Transceivers units of the Zynq Ultrascale+ MPSoC.
For the absolute maximum ratings and the recommended operating conditions of the power rails, see section 'Technical Specifications'.
Figure 3: TE0808-03 Power-On sequence diagram
Parameter | Min | Max | Unit | Notes / Reference Document |
---|---|---|---|---|
PL_DCIN | -0.3 | 7 | V | TPS82085SIL/EN63A0QI data sheet |
DCDCIN | -0.3 | 7 | V | TPS82085SIL/TPS51206PSQ data sheet |
LP_DCDC | -0.3 | 4 | V | TPS3106K33DBVR data sheet |
GT_DCDC | -0.3 | 7 | V | TPS82085SIL data sheet |
PS_BATT | -0.5 | 2 | V | Xilinx DS925 data sheet |
PLL_3V3 | -0.5 | 3.8 | V | Si5345/44/42 data sheet |
VCCO for HD I/O banks | -0.5 | 3.4 | V | Xilinx DS925 data sheet |
VCCO for HP I/O banks | -0.5 | 2 | V | Xilinx DS925 data sheet |
VREF | -0.5 | 2 | V | Xilinx DS925 data sheet |
I/O input voltage for HD I/O banks | -0.55 | VCCO + 0.55 | V | Xilinx DS925 data sheet |
I/O input voltage for HP I/O banks | -0.55 | VCCO + 0.55 | V | Xilinx DS925 data sheet |
PS I/O input voltage (MIO pins) | -0.5 | VCCO_PSIO + 0.55 | V | Xilinx DS925 data sheet, VCCO_PSIO 1.8V nominally |
Receiver (RXP/RXN) and transmitter | -0.5 | 1.2 | V | Xilinx DS925 data sheet |
Voltage on input pins of | -0.5 | VCC + 0.5 | V | NC7S08P5X data sheet, see schematic for VCC |
Voltage on input pins (nMR) of | -0.3 | VDD + 0.3 | V | TPS3106 data sheet, |
"Enable"-signals on TPS82085SIL ('EN_PLL_PWR', 'EN_LPD') | -0.3 | 7 | V | TPS82085SIL data sheet |
Storage temperature (ambient) | –40 | 125 | °C | TPS82085SIL data sheet |
Parameter | Min | Max | Unit | Notes / Reference Document |
---|---|---|---|---|
PL_DCIN | 1.8 | 6 | V | TPS82085SIL data sheet |
DCDCIN | 3.1 | 6 | V | TPS82085SIL/TPS51206PSQ data sheet |
LP_DCDC | 2.0 | 3.6 | V | TPS3106K33DBVR data sheet |
GT_DCDC | 1.8 | 6 | V | TPS82085SIL data sheet |
PS_BATT | 1.2 | 1.5 | V | Xilinx DS925 data sheet |
PLL_3V3 | 3.14 | 3.47 | V | Si5345/44/42 data sheet 3.3V typical |
VCCO for HD I/O banks | 1.14 | 3.4 | V | Xilinx DS925 data sheet |
VCCO for HP I/O banks | 0.95 | 1.9 | V | Xilinx DS925 data sheet |
I/O input voltage for HD I/O banks. | -0.2 | VCCO + 0.2 | V | Xilinx DS925 data sheet |
I/O input voltage for HP I/O banks | -0.2 | VCCO + 0.2 | V | Xilinx DS925 data sheet |
PS I/O input voltage (MIO pins) | -0.2 | VCCO_PSIO + 0.2 | V | Xilinx DS925 data sheet, VCCO_PSIO 1.8V nominally |
Voltage on input pins of NC7S08P5X 2-Input AND Gate | 0 | VCC | V | NC7S08P5X data sheet, |
Voltage on input pins (nMR) of | 0 | VDD | V | TPS3106 data sheet, |
Module size: 52 mm × 76 mm. Please download the assembly diagram for exact numbers
Mating height with standard connectors: 4mm
PCB thickness: 1.6mm
Highest part on PCB: approx. 3mm. Please download the step model for exact numbers
All dimensions are given in millimeters.
Commercial grade: 0°C to +70°C.
Industrial grade: -40°C to +85°C.
-40 ... 125 TPS82085SIL data sheet
The module operating temperature range depends also on customer design and cooling solution. Please contact us for options.
17 g - Plain module
Date | Revision | Notes | Link to PCN | Documentation Link |
---|---|---|---|---|
- | 03 | Second production release | - | TE0808-03 |
2016-03-09 | 02 | First production release | - | TE0808-02 |
- | 01 | Prototypes | - | - |
Hardware revision number is written on the PCB board together with the module model number separated by the dash.
Date | Revision | Contributors | Description |
---|---|---|---|
2017-02-06 | Jan Kumann | Initial document. |
Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy
The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.
In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.
No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.
The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.
To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.
REACH
Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).
RoHS
Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.
WEEE
Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).
Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.
Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.